Analysis and Design of Networks-on-Chip Under High Process Variation

Demonstrates the impact of process variation on Networks-on-Chipof different topologiesIncludes an overview of the synchronous clocking scheme, clockdistribution network, main building blocks in asynchronous NoC design,handshake protocols, data encoding, asynchronous protocol converters androuting algorithmsDescribes a novel adaptive routing algorithm for asynchronous NoC designs, which selects the appropriate output path based on process variation and congestionIncludes supplementary material: sn.pub/extras

Verwandte Artikel

Download
PDF
Analysis and Design of Networks-on-Chip Under High Process Variation Rabab Ezz-Eldin, Magdy Ali El-Moursy, Hesham F. A. Hamed

96,29 €*
Analysis and Design of Networks-on-Chip Under High Process Variation Ezz-Eldin, Rabab, Hamed, Hesham F. A., El-Moursy, Magdy Ali

106,99 €*

Weitere Produkte vom selben Autor

Transaction-Level Power Modeling Darwish, Amr Baher, Dessouky, Mohamed Amin, El-Moursy, Magdy Ali

53,49 €*
Analysis and Design of Networks-on-Chip Under High Process Variation Ezz-Eldin, Rabab, Hamed, Hesham F. A., El-Moursy, Magdy Ali

106,99 €*
Transaction-Level Power Modeling Darwish, Amr Baher, Dessouky, Mohamed Amin, El-Moursy, Magdy Ali

53,49 €*