CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies covers a broad range of topics related to SRAM design and test. From SRAM operation basics through cell electrical and physical design to process-aware and economical approach to SRAM testing. The emphasis of the book is on challenges and solutions of stability testing as well as on development of understanding of the link between the process technology and SRAM circuit design in modern nano-scaled technologies.

Verwandte Artikel

Weitere Produkte vom selben Autor

Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits Pineda de Gyvez, José, Sachdev, Manoj

213,99 €*
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits Pineda de Gyvez, José, Sachdev, Manoj

213,99 €*
ESD Protection Device and Circuit Design for Advanced CMOS Technologies Semenov, Oleg, Sachdev, Manoj, Sarbishaei, Hossein

181,89 €*