Constraining Designs for Synthesis and Timing Analysis

Provides a hands-on guide to create constraints for synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraintsExplains fundamental concepts around SDC constraints and its application in a designExplains SDC command syntax, semantics and optionsIncludes key topics of interest to a synthesis, static timing analysis or place and route engineerExplains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timingIncludes supplementary material: sn.pub/extras

Verwandte Artikel

Constraining Designs for Synthesis and Timing Analysis Churiwala, Sanjay, Gangadharan, Sridhar

106,99 €*

Weitere Produkte vom selben Autor

An Introduction to Machine Learning Rebala, Gopinath, Churiwala, Sanjay, Ravi, Ajay

139,09 €*
Principles of VLSI RTL Design Garg, Sapan, Churiwala, Sanjay

96,29 €*
Constraining Designs for Synthesis and Timing Analysis Churiwala, Sanjay, Gangadharan, Sridhar

106,99 €*
Principles of VLSI RTL Design Churiwala, Sanjay, Garg, Sapan

145,50 €*