Design, Analysis and Test of Logic Circuits Under Uncertainty

Logic circuits are becoming increasingly susceptible to probabilistic behavior caused by external radiation and process variation. In addition, inherently probabilistic quantum- and nano-technologies are on the horizon as we approach the limits of CMOS scaling. Ensuring the reliability of such circuits despite the probabilistic behavior is a key challenge in IC design---one that necessitates a fundamental, probabilistic reformulation of synthesis and testing techniques. This monograph will present techniques for analyzing, designing, and testing logic circuits with probabilistic behavior.

Verwandte Artikel

Design, Analysis and Test of Logic Circuits Under Uncertainty Krishnaswamy, Smita, Hayes, John P., Markov, Igor L.

106,99 €*

Weitere Produkte vom selben Autor

Take the Fear Out of Franchising Hayes, John P.

14,00 €*
Layout Minimization of CMOS Cells Hayes, John P., Maziasz, Robert L.

106,99 €*
VLSI Physical Design: From Graph Partitioning to Timing Closure Kahng, Andrew B., Hu, Jin, Markov, Igor L., Lienig, Jens

90,94 €*