Hardware Architectures for Post-Quantum Digital Signature Schemes

This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification. The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs. Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based; Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms; Enables designers to build hardware implementations that are resilient to a variety of side-channels.

Verwandte Artikel

Hardware Architectures for Post-Quantum Digital Signature Schemes Soni, Deepraj, Basu, Kanad, Karri, Ramesh, Aaraj, Najwa, Manzano, Marc, Nabeel, Mohammed

117,69 €*

Weitere Produkte vom selben Autor

Secure and Trustworthy Cyberphysical Microfluidic Biochips Tang, Jack, Karri, Ramesh, Chakrabarty, Krishnendu, Ibrahim, Mohamed

106,99 €*
Hardware Architectures for Post-Quantum Digital Signature Schemes Soni, Deepraj, Basu, Kanad, Karri, Ramesh, Aaraj, Najwa, Manzano, Marc, Nabeel, Mohammed

117,69 €*
Security of Biochip Cyberphysical Systems Mohammed, Shayan, Bhattacharjee, Sukanta, Karri, Ramesh, Chakrabarty, Krishnendu, Song, Yong-Ak

85,59 €*
Security of Biochip Cyberphysical Systems Mohammed, Shayan, Bhattacharjee, Sukanta, Karri, Ramesh, Chakrabarty, Krishnendu, Song, Yong-Ak

64,19 €*