High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
| Autor: | Chattopadhyay, Anupam Wang, Zheng |
|---|---|
| EAN: | 9789811093210 |
| Sachgruppe: | Technik |
| Sprache: | Englisch |
| Seitenzahl: | 220 |
| Produktart: | Kartoniert / Broschiert |
| Veröffentlichungsdatum: | 12.05.2018 |
106,99 €*
Die Verfügbarkeit wird nach ihrer Bestellung bei uns geprüft.
Bücher sind in der Regel innerhalb von 1-2 Werktagen abholbereit.
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
Verwandte Artikel
Weitere Produkte vom selben Autor