Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms

Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models.

Weitere Produkte vom selben Autor

Logic Locking Leupers, Rainer, Sisejkovic, Dominik

79,99 €*
Language-driven Exploration and Implementation of Partially Re-configurable ASIPs Chattopadhyay, Anupam, Ascheid, Gerd, Meyr, Heinrich, Leupers, Rainer

160,49 €*
C Compilers for ASIPs Leupers, Rainer, Hohenauer, Manuel

139,99 €*