Presents a unique methodology for design space exploration of multiprocessor systems-on-chip Describes an abstract simulation-based model, including a virtual processing unit and advanced task modeling, allowing fine-grained performance investigations Demonstrates a simple and quick refinement to state-of-the-art virtual platforms, operating on the paradigm of instruction set simulation, to speed-up the exploration process Includes supplementary material: sn.pub/extras

Verwandte Artikel

Multiprocessor Systems on Chip Kempf, Torsten, Ascheid, Gerd, Leupers, Rainer

120,50 €*

Weitere Produkte vom selben Autor

Logic Locking Leupers, Rainer, Sisejkovic, Dominik

79,99 €*
Power Estimation on Electronic System Level using Linear Power Models Leupers, Rainer, Schuermans, Stefan

106,99 €*
Logic Locking Leupers, Rainer, Sisejkovic, Dominik

106,99 €*
Optimized ASIP Synthesis from Architecture Description Language Models Schliebusch, Oliver, Leupers, Rainer, Meyr, Heinrich

106,99 €*