Outlines a wide variety of hardware security threats and vulnerabilities as well as their sources in each of the stages of a design life cycleSummarizes unsafe current design practices that lead to security and trust vulnerabilitiesCovers state-of-the-art techniques as well as ongoing research efforts in developing scalable security validation using formal methods including symbolic algebra, model checkers, SAT solvers, and theorem proversExplains how to leverage security validation approaches to prevent side-channel attacksPresents automated debugging and patching techniques in the presence of security vulnerabilitiesIncludes case studies for security validation of arithmetic circuits, controller designs, as well as processor-based SoCs

Verwandte Artikel

Download
PDF
System-on-Chip Security Farimah Farahmandi, Yuanwen Huang, Prabhat Mishra

85,59 €*
System-on-Chip Security Farahmandi, Farimah, Huang, Yuanwen, Mishra, Prabhat

85,59 €*

Weitere Produkte vom selben Autor

Understanding Logic Locking Zamiri Azar, Kimia, Tehranipoor, Mark, Farahmandi, Farimah, Mardani Kamali, Hadi

74,89 €*
Hardware Security Tehranipoor, Mark, Zamiri Azar, Kimia, Farahmandi, Farimah, Rahman, Fahim, Mardani Kamali, Hadi, Asadizanjani, Navid

128,39 €*
Hardware Security Primitives Tehranipoor, Mark, Farahmandi, Farimah, Vashistha, Nidish, Pundir, Nitin

106,99 €*
Explainable AI for Cybersecurity Mishra, Prabhat, Pan, Zhixin

117,69 €*