Yield-Aware Analog IC Design and Optimization in Nanometer-scale Technologies

Describes a new yield estimation methodology to reduce the time impact caused by Monte Carlo simulations, enabling its adoption in analog integrated circuits sizing and optimization processes with population-based algorithmsEnables designers to reduce the number of redesign iterations, by considering the robustness of solutions at early stages of the analog IC design flow;Includes detailed background on automatic analog IC sizing and optimization

Verwandte Artikel

Download
PDF
Yield-Aware Analog IC Design and Optimization in Nanometer-scale Technologies António Manuel Lourenço Canelas, Jorge Manuel Correia Guilherme, Nuno Cavaco Gomes Horta

106,99 €*
Yield-Aware Analog IC Design and Optimization in Nanometer-scale Technologies Canelas, António Manuel Lourenço, Horta, Nuno Cavaco Gomes, Guilherme, Jorge Manuel Correia

106,99 €*

Weitere Produkte vom selben Autor

A New Family of CMOS Cascode-Free Amplifiers with High Energy-Efficiency and Improved Gain Póvoa, Ricardo Filipe Sereno, Horta, Nuno Cavaco Gomes, Goes, João Carlos Da Palma

106,99 €*
Yield-Aware Analog IC Design and Optimization in Nanometer-scale Technologies Canelas, António Manuel Lourenço, Horta, Nuno Cavaco Gomes, Guilherme, Jorge Manuel Correia

106,99 €*
A New Family of CMOS Cascode-Free Amplifiers with High Energy-Efficiency and Improved Gain Póvoa, Ricardo Filipe Sereno, Horta, Nuno Cavaco Gomes, Goes, João Carlos Da Palma

106,99 €*