

Inna P. Vaisband  
Renatas Jakushokas  
Mikhail Popovich  
Andrey V. Mezhiba  
Selçuk Köse  
Eby Friedman



# On-Chip Power Delivery and Management

*Fourth Edition*

# On-Chip Power Delivery and Management



Inna P.-Vaisband • Renatas Jakushokas  
Mikhail Popovich • Andrey V. Mezhiba  
Selçuk Köse • Eby G. Friedman

# On-Chip Power Delivery and Management

Fourth Edition

 Springer

Inna P.-Vaisband  
University of Rochester  
Rochester, NY, USA

Renatas Jakushokas  
Qualcomm Corporation  
San Diego, CA, USA

Mikhail Popovich  
Qualcomm Corporation  
San Marcos, CA, USA

Andrey V. Mezhiba  
Intel Corporation  
Hillsboro, OR, USA

Selçuk Köse  
University of South Florida  
Tampa, NY, USA

Eby G. Friedman  
University of Rochester  
Rochester, USA

ISBN 978-3-319-29393-6

ISBN 978-3-319-29395-0 (eBook)

DOI 10.1007/978-3-319-29395-0

Library of Congress Control Number: 2016936678

© Springer International Publishing Switzerland 2016

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

Printed on acid-free paper

This Springer imprint is published by Springer Nature  
The registered company is Springer International Publishing AG Switzerland

*To Sasha and Eva*

*To Victoria and Daniel*

*To Oksana, Elizabeth, and JulieAnn*

*To Elizabeth*

*To the memory of my late father, Nurettin Köse*

*To Laurie, Joseph, Shlomit, and Samuel*



# Preface to the Fourth Edition

Novel market segments such as intelligent transportation, revolutionary health care, sophisticated security systems, and smart energy have recently emerged, requiring increasingly diverse functionality such as RF circuits, power control, passive components, sensors/actuators, biochips, optical communication, and microelectromechanical devices. Integration of these non-digital functionalities at the board-level into system platforms such as systems-in-package (SiP), systems-on-chip (SoC), and three-dimensional (3-D) systems is a primary near- and long-term challenge of the semiconductor industry. The delivery and management of high-quality, highly efficient power have become primary design issues in these functionally diverse systems. Integrated in-package and distributed on-chip power delivery is currently under development across a broad spectrum of applications; the power delivery design process, however, is currently dominated by ad hoc approaches.

The lack of methodologies, architectures, and circuits for scalable on-chip power delivery and management is at the forefront of current heterogeneous system design issues. The objective of this book is to describe the many short- and long-term challenges of high-performance power delivery systems, provide insight and intuition into the behavior and design of next-generation power delivery systems, and suggest design solutions while providing a framework for addressing power objectives at the architectural, methodology, and circuit levels.

This book is based on the body of research carried out by the authors of previous editions of this book from 2001 to 2011. The first edition of the book, titled *Power Distribution Networks in High Speed Integrated Circuits*, was published in 2004 by Andrey V. Mezhiba and Eby G. Friedman. This first book focused on on-chip distribution networks, including electrical characteristics, relevant impedance phenomenon, and related design trade-offs. On-chip distributed power delivery, at that time an innovative paradigm shift in power delivery, was also introduced in the book. As the concept of integrated power delivery evolved, the important topic of on-chip decoupling capacitance was added to the book, which was released in 2008 with a new title, *Power Distribution Networks with On-Chip Decoupling Capacitors* by Mikhail Popovich, Andrey V. Mezhiba, and Eby G. Friedman. Later, this book was revised by Renatas Jakushokas, Mikhail Popovich, Andrey V. Mezhiba,



Selçuk Köse, and Eby G. Friedman to address emerging design and analysis challenges in on-chip power networks. This last edition was published with an identical title in 2011. Since the first book was published in 2004, the issue of power delivery has greatly evolved. The concept of on-chip distributed power delivery has been recognized as an important cornerstone to high-performance integrated circuits. A number of ultrasmall on-chip power supplies to support this on-chip focus have also been demonstrated.

While on-chip power integration has become a primary objective for system integration, research has remained focused on developing compact and efficient power supplies, lacking a methodology to effectively integrate and manage in-package and on-chip power delivery systems. The challenge has become greater as the diversity of modern systems increases, and dynamic voltage scaling (DVS) and dynamic voltage and frequency scaling (DVFS) become a part of the power management process. Hundreds of on-chip power domains with tens of different voltage levels have recently been reported, and thousand-core ICs are being considered. Scalable power delivery systems and the granularity of power management in DVS/DVFS multicore systems are limited by existing ad hoc approaches. To cope with this increasing design complexity and the quality and system-wide efficiency challenges of next-generation power delivery systems, enhanced methodologies to design and analyze scalable, hierarchical power management and delivery systems with fine granularity of dynamically controllable voltage levels are necessary. Updating the vision of on-chip power delivery networks, traditionally viewed as a passive network, is the primary purpose for publishing a new (fourth) edition of this book. Emphasis is placed on complex and scalable power delivery systems, system-wide efficiency, quality of power, and intelligent, real-time, fine-grain local power management. A framework that addresses various power objectives at the architectural, methodology, and circuit levels is described, providing a general solution for existing and emerging power delivery challenges and techniques. This book, titled *On-Chip Power Delivery and Management*, is authored by Inna P.-Vaisband, Renatas Jakushokas, Mikhail Popovich, Andrey V. Mezhiba, Selçuk Köse, and Eby G. Friedman as the fourth edition of this series of books.

The chapters of the book are now separated into eight parts. Power networks, inductive properties, electromigration, and decoupling capacitance within integrated circuits are described in Part I (Chaps. 1, 2, 3, 4, 5, and 6). In Part II (Chaps. 7, 8, 9, and 10), the design of on-chip power distribution networks and power supplies is discussed. Circuits for on-chip power delivery and management and integrated power delivery systems are described in Part IV (Chaps. 17, 18, 19, and 20). Closed-form expressions for power grid analysis, modeling and optimization of power networks, and the codesign of power supplies are presented in Part V (Chaps. 21, 22, 23, 24, 25, 26, and 27). Since noise within the power grid is a primary design constraint, this issue is reviewed in Part VI (Chaps. 28, 29, 30, 31, 32, 33, and 34). Multilayer power distribution networks are the focus of Part VII (Chaps. 35, 36, 37, 38, and 39). In Part III (Chaps. 12, 13, 14, and 15), the issue of placing on-chip decoupling capacitors is discussed. In Part VIII (Chaps. 40, 41, 42, and 43), multiple power supply systems are described. The focus of this part is on those integrated

circuits where multiple on-chip power supplies are required. In Part IX, some concluding comments, the appendices, and additional information are provided.

This revised and updated material is based on recent research by Inna P.-Vaisband developed between 2009 and 2015 at the University of Rochester during her doctoral studies under the supervision of Prof. Eby G. Friedman. The new chapters focus on design complexity, system scalability, and system-wide optimization of power delivery and management systems. The concept of intelligent power delivery is introduced, and a framework for on-chip power delivery and management is described that provides local power control and real-time management for sharing energy resources.

The book covers a wide spectrum of issues related to on-chip power networks and systems. The authors believe that this revised edition provides the latest information on a dynamic and highly significant topic of primary importance to both the industrial and academic research and development communities.

## Acknowledgments

The authors would like to thank Chuck Glaser for his sincere encouragement and enthusiastic support of the publication of this book. The authors would also like to thank Burt Price and Jeff Fischer from Qualcomm and Avinoam Kolodny from Technion – Israel Institute of Technology for their collaboration and support.

The research described in this book has been supported in part by the Binational Science Foundation under grant no. 2012139; the National Science Foundation under grant nos. CCF-1329374, CCF-1526466, and CNS-1548078; the IARPA under grant no. W911NF-14-C-0089 and by grants from Qualcomm, Cisco Systems, and Intel.

Rochester, USA  
San Diego, USA  
San Diego, USA  
Hillsboro, USA  
Tampa, USA  
Rochester, USA  
December 2015

Inna P.-Vaisband  
Renatas Jakushokas  
Mikhail Popovich  
Andrey V. Mezhiba  
Selçuk Köse  
Eby G. Friedman



# Preface to the Third Edition

The first planar circuit was fabricated by Fairchild Semiconductor Company in 1959. Since then, the evolution of the integrated circuit has progressed, now providing billions of transistors on a single monolithic substrate. These integrated circuits are an integral and nearly essential part of our modern life. The power consumed by a typical  $20 \times 20 \text{ mm}^2$  microprocessor is in the range of several hundreds of watts, making integrated circuits one of the highest power consumers per unit area. With such a high rate of power consumption, the problem of delivering power on-chip has become a fundamental issue. The focus of this book is on distributing power within high-performance integrated circuits.

In 2004, the book titled *Power Distribution Networks in High Speed Integrated Circuits* by A. V. Mezhiba and E. G. Friedman was published to describe, for the first time in book form, the design and analysis of power distribution networks within integrated circuits. The book described different aspects of on-chip power distribution networks, starting with a general introduction and ending with a discussion of various design trade-offs in on-chip power distribution networks. Later, the important and highly relevant topic of decoupling capacitance was added to this book. Due to the significant change in size and focus, the book was released in 2008 as a new first edition with a new title, *Power Distribution Networks with On-Chip Decoupling Capacitors* by M. Popovich, A. V. Mezhiba, and E. G. Friedman. Since this revised book was published, new design and analysis challenges in on-chip power networks have emerged.

The rapidly evolving field of integrated circuits has required an innovative perspective on on-chip power generation and distribution, shifting the authors' research focus to these new challenges. Updating knowledge on chip-based power distribution networks is the primary purpose for publishing a second edition of *Power Distribution Networks with On-Chip Decoupling Capacitors*. Focus is placed on complexity issues related to power distribution networks, developing novel design methodologies and providing solutions for specific design and analysis issues. In this second edition, the authors have revised and updated previously

published chapters and added four new chapters to the book. This second edition has also been partitioned into subareas (called parts) to provide a more intuitive flow to the reader.

The organization of the book is now separated into seven parts. A general background, introducing power networks, inductive properties, electromigration, and decoupling capacitance within integrated circuits, is provided in Part I (Chaps. 1, 2, 3, 4, 5, 6, and 7). In Part II (Chaps. 8, 9, 10, 11, and 12), the design of on-chip power distribution networks is discussed. Since noise within the power grid is a primary design constraint, this issue is reviewed in Part III (Chaps. 13, 14, 15, 16, 17, 18, and 19). In Part IV (Chaps. 20, 21, 22, and 23), the primary issue of placing on-chip decoupling capacitors is discussed. Multilayer power distribution networks are the focus of Part V (Chaps. 24, 25, and 26). In Part VI (Chaps. 27, 28, 29, and 30), multiple power supply systems are described. The focus of this part is on those integrated circuits where several on-chip power supplies are required. In Part VII, some concluding comments, the appendices, and additional information are provided.

This revised and updated material is based on recent research by Renatas Jakushokas and Selçuk Köse developed between 2005 and 2010 at the University of Rochester during their doctoral studies under the supervision of Prof. Eby G. Friedman. The emphasis of these newly added chapters is on the complexity of power distribution networks. Models for commonly used meshed and interdigitated interconnect structures are described. These models can be used to accurately and efficiently estimate the resistance and inductance of complex power distribution networks. With these models, on-chip power networks can be efficiently analyzed and designed, greatly enhancing the performance of the overall integrated circuit.

## **Acknowledgments**

The authors would like to thank Charles Glaser from Springer for making this book a reality. The authors are also grateful to Dr. Sankar Basu of the National Science Foundation for his support over many years. We are sincerely thankful to Dr. Emre Salman for endless conversations and discussions, leading to novel research ideas and solutions.

This research has been supported in part by the National Science Foundation under grant nos. CCF-0541206, CCF-0811317, and CCF-0829915; grants from the New York State Office of Science, Technology and Academic Research to the Center for Advanced Technology in Electronic Imaging Systems; and grants from Intel Corporation, Eastman Kodak Company, and Freescale Semiconductor Corporation.

Rochester, USA  
San Diego, USA  
Hillsboro, USA  
Rochester, USA  
Rochester, USA  
September 2010

Renatas Jakushokas  
Mikhail Popovich  
Andrey V. Mezhiba  
Selçuk Köse  
Eby G. Friedman



# Preface to the Second Edition

The purpose of this book is to provide insight and intuition into the behavior and design of power distribution systems with decoupling capacitors for application to high-speed integrated circuits. The primary objectives are threefold. First is to describe the impedance characteristics of the overall power distribution system, from the voltage regulator through the printed circuit board and package onto the integrated circuit to the power terminals of the on-chip circuitry. The second objective of this book is to discuss the inductive characteristics of on-chip power distribution grids and the related circuit behavior of these structures. Finally, the third primary objective is to present design methodologies for efficiently placing on-chip decoupling capacitors in nanoscale integrated circuits.

Technology scaling has been the primary driver behind the amazing performance improvement of integrated circuits over the past several decades. The speed and integration density of integrated circuits have dramatically improved. These performance gains, however, have made distributing power to the on-chip circuitry a difficult task. Highly dense circuitry operating at high clock speeds has increased the distributed current to many tens of amperes, while the noise margin of the power supply has shrunk consistent with decreasing power supply levels. These trends have elevated the problems of power distribution and allocation of the on-chip decoupling capacitors to the forefront of several challenges in developing high-performance integrated circuits.

This book is based on the body of research carried out by Mikhail Popovich from 2001 to 2007 and Andrey V. Mezhiba from 1998 to 2003 at the University of Rochester during their doctoral studies under the supervision of Professor Eby G. Friedman. It is apparent to the authors that although various aspects of the power distribution problem have been addressed in numerous research publications, no text exists that provides a unified focus on power distribution systems and related design problems. Furthermore, the placement of on-chip decoupling capacitors has traditionally been treated as an algorithmic oriented problem. A more electrical perspective, both circuit models and design techniques, has been used in this



book for presenting how to efficiently allocate on-chip decoupling capacitors. The fundamental objective of this book is to provide a broad and cohesive treatment of these subjects.

Another consequence of higher speed and greater integration density has been the emergence of inductance as a significant factor in the behavior of on-chip global interconnect structures. Once clock frequencies exceeded several hundred megahertz, incorporating on-chip inductance into the circuit analysis process became necessary to accurately describe signal delays and waveform characteristics. Although on-chip decoupling capacitors attenuate high-frequency signals in power distribution networks, the inductance of the on-chip power interconnect is expected to become a significant factor in multi-gigahertz digital circuits. An important objective of this book, therefore, is to clarify the effects of inductance on the impedance characteristics of on-chip power distribution grids and to provide an understanding of related circuit behavior.

The organization of the book is consistent with these primary goals. The first eight chapters provide a general description of distributing power in integrated circuits with decoupling capacitors. The challenges of power distribution are introduced and the principles of designing power distribution systems are described. A general background to decoupling capacitors is presented followed by a discussion of the use of a hierarchy of capacitors to improve the impedance characteristics of the power network. An overview of related phenomena, such as inductance and electromigration, is also presented in a tutorial style. The following seven chapters are dedicated to the impedance characteristics of on-chip power distribution networks. The effect of the interconnect inductance on the impedance characteristics of on-chip power distribution networks is evaluated. The implications of these impedance characteristics on circuit behavior are also discussed. On-chip power distribution grids are described, exploiting multiple power supply voltages and multiple grounds. Techniques and algorithms for the computer-aided design and analysis of power distribution networks are also described; however, the emphasis of the book is on developing circuit intuition and understanding the electrical principles that govern the design and operation of power distribution systems. The remaining five chapters focus on the design of a system of on-chip decoupling capacitors. Methodologies for designing power distribution grids with on-chip decoupling capacitors are also presented. These techniques provide a solution for determining the location and magnitude of the on-chip decoupling capacitance to mitigate on-chip voltage fluctuations.

## **Acknowledgments**

The authors would like to thank Alex Greene and Katelyn Stanne from Springer for their support and assistance. We are particularly thankful to Bill Joyner and Dale Edwards from the Semiconductor Research Corporation and Marie Burnham, Olin Hartin, and Radu Secareanu from Freescale Semiconductor Corporation for

their continued support of the research project that culminated in this book. The authors would also like to thank Emre Salman for his corrections and suggestions on improving the quality of the book. Finally, we are grateful to Michael Sotman and Avinoam Kolodny from Technion – Israel Institute of Technology for their collaboration and support.

The original research work presented in this book was made possible in part by the Semiconductor Research Corporation under contract nos. 99–TJ–687 and 2004–TJ–1207; the DARPA/ITO under AFRL contract F29601–00–K–0182; the National Science Foundation under contract nos. CCR–0304574 and CCF–0541206; grants from the New York State Office of Science, Technology and Academic Research to the Center for Advanced Technology in Electronic Imaging Systems; and by grants from Xerox Corporation, IBM Corporation, Lucent Technologies Corporation, Intel Corporation, Eastman Kodak Company, Intrinsix Corporation, Manhattan Routing, and Freescale Semiconductor Corporation.

Rochester, USA  
Rochester, USA  
Hillsboro, USA  
June 2007

Mikhail Popovich  
Eby G. Friedman  
Andrey V. Mezhiba



# Preface to the First Edition

The primary purpose of this book is to provide insight and intuition into the behavior and design of power distribution systems for high-speed integrated circuits. The objective is twofold. First is to describe the impedance characteristics of the overall power distribution system, from the voltage regulator through the printed circuit board and package onto the integrated circuit to the power terminals of the on-chip circuitry. The second objective of this book is to discuss the inductive characteristics of on-chip power distribution grids and the related circuit behavior of these structures.

Technology scaling has been the primary driver behind improving the performance characteristics of integrated circuits over the past several decades. The speed and integration density of integrated circuits have dramatically improved. These performance gains, however, have made distributing power to the on-chip circuitry a difficult task. Highly dense circuitry operating at high clock speeds has increased the distributed current to tens of amperes, while the noise margin of the power supply has been shrunk consistent with decreasing power supply levels. These trends have elevated the problem of power distribution to the forefront of challenges in developing high-performance integrated circuits.

This monograph is based on the body of research carried out by Andrey V. Mezhiba from 1998 to 2003 at the University of Rochester during his doctoral study under the supervision of Professor Eby G. Friedman. It has become apparent to the authors during this period that although various aspects of the power distribution problem have been addressed in numerous research publications, no text provides a unified description of power distribution systems and related design problems. The primary objective of this book is therefore to provide a broad and cohesive, albeit not comprehensive, treatment of this subject.

Another consequence of higher speed and greater integration density has been the emergence of inductance as a significant factor in the behavior of on-chip global interconnect structures. Once clock frequencies exceeded several hundred megahertz, incorporating on-chip line inductance into the circuit analysis process became necessary to accurately describe signal delays and rise times. Although on-chip decoupling capacitors attenuate high-frequency signals in power distribution

networks, the inductance of the on-chip power interconnect is expected to become a significant factor in multi-gigahertz digital circuits. Another objective of this book, therefore, is to describe the effects of inductance on the impedance characteristics of on-chip power distribution grids and to develop an understanding of related circuit behavior.

The organization of the book is consistent with these primary goals. The first eight chapters provide a general description of distributing power in integrated circuits. The challenges of power distribution are introduced and the principles of designing power distribution systems are described. A hierarchy of decoupling capacitors used to improve the impedance characteristics is reviewed. An overview of related phenomena, such as inductance and electromigration, is also presented in a tutorial style. The following six chapters are dedicated to the impedance characteristics of on-chip power distribution networks. The effect of the interconnect inductance on the impedance characteristics of on-chip power distribution networks is evaluated. The implications of these impedance characteristics for the circuit behavior are also discussed. Techniques and algorithms for the computer-aided design and analysis of power distribution networks are also described; however, the emphasis of the book is on developing circuit intuition and understanding the principles that govern the design and operation of power distribution systems.

## **Acknowledgments**

The authors would like to thank Michael Hackett from Kluwer Academic Publishers for his support and assistance. We are particularly thankful to Bill Joyner from the Semiconductor Research Corporation for his continuing support of the research project that culminated in this book. Finally, we are sincerely grateful to Bilyana Boyadjieva for designing the cover of the book.

The original research work presented in this monograph was made possible in part by the Semiconductor Research Corporation under contract no. 99-TJ-687; the DARPA/ITO under AFRL contract F29601-00-K-0182; grants from the New York State Office of Science, Technology and Academic Research to the Center for Advanced Technology-Electronic Imaging Systems and the Microelectronics Design Center; and grants from Xerox Corporation, IBM Corporation, Intel Corporation, Lucent Technologies Corporation, and Eastman Kodak Company.

Rochester, USA

Andrey V. Mezhiba  
Eby G. Friedman

# Contents

## Part I General Background

<b>1</b>	<b>Introduction</b> .....	3
1.1	Evolution of Integrated Circuit Technology .....	4
1.2	Evolution of Design Objectives .....	8
1.3	The Issue of Power Delivery and Management .....	11
1.4	Deleterious Effects of Power Distribution Noise .....	17
1.4.1	Signal Delay Uncertainty .....	17
1.4.2	On-Chip Clock Jitter .....	17
1.4.3	Noise Margin Degradation .....	19
1.4.4	Degradation of Gate Oxide Reliability .....	20
1.5	Summary .....	20
<b>2</b>	<b>Inductive Properties of Electric Circuits</b> .....	23
2.1	Definitions of Inductance .....	24
2.1.1	Field Energy Definition .....	24
2.1.2	Magnetic Flux Definition .....	26
2.1.3	Partial Inductance .....	31
2.1.4	Net Inductance .....	35
2.2	Variation of Inductance with Frequency .....	37
2.2.1	Uniform Current Density Approximation .....	38
2.2.2	Inductance Variation Mechanisms .....	39
2.2.3	Simple Circuit Model .....	42
2.3	Inductive Behavior of Circuits .....	44
2.4	Inductive Properties of On-Chip Interconnect .....	46
2.5	Summary .....	49
<b>3</b>	<b>Properties of On-Chip Inductive Current Loops</b> .....	51
3.1	Introduction .....	51
3.2	Dependence of Inductance on Line Length .....	52
3.3	Inductive Coupling Between Two Parallel Loop Segments .....	57

- 3.4 Application to Circuit Analysis..... 59
- 3.5 Summary..... 59
- 4 Electromigration..... 61**
  - 4.1 Physical Mechanism of Electromigration..... 62
  - 4.2 Electromigration-Induced Mechanical Stress..... 64
  - 4.3 Steady State Limit of Electromigration Damage..... 65
  - 4.4 Dependence of Electromigration Lifetime on the Line Dimensions..... 67
  - 4.5 Statistical Distribution of Electromigration Lifetime..... 68
  - 4.6 Electromigration Lifetime Under AC Current..... 70
  - 4.7 A Comparison of Aluminum and Copper Interconnect Technologies..... 72
  - 4.8 Designing for Electromigration Reliability..... 73
  - 4.9 Summary..... 74
- 5 Scaling Trends of On-Chip Power Noise..... 75**
  - 5.1 Scaling Models..... 76
  - 5.2 Interconnect Characteristics..... 79
    - 5.2.1 Global Interconnect Characteristics..... 79
    - 5.2.2 Scaling of the Grid Inductance..... 80
    - 5.2.3 Flip-Chip Packaging Characteristics..... 80
    - 5.2.4 Impact of On-Chip Capacitance..... 82
  - 5.3 Model of Power Supply Noise..... 83
  - 5.4 Power Supply Noise Scaling..... 84
    - 5.4.1 Analysis of Constant Metal Thickness Scenario..... 84
    - 5.4.2 Analysis of the Scaled Metal Thickness Scenario..... 86
    - 5.4.3 ITRS Scaling of Power Noise..... 87
  - 5.5 Implications of Noise Scaling..... 90
  - 5.6 Summary..... 91
- 6 Conclusions..... 93**

**Part II Power Delivery Networks**

- 7 Hierarchical Power Distribution Networks..... 97**
  - 7.1 Physical Structure of a Power Distribution System..... 98
  - 7.2 Circuit Model of a Power Distribution System..... 99
  - 7.3 Output Impedance of a Power Distribution System..... 101
  - 7.4 A Power Distribution System with a Decoupling Capacitor..... 104
    - 7.4.1 Impedance Characteristics..... 104
    - 7.4.2 Limitations of a Single-Tier Decoupling Scheme..... 107
  - 7.5 Hierarchical Placement of Decoupling Capacitance..... 109
    - 7.5.1 Board Decoupling Capacitors..... 109
    - 7.5.2 Package Decoupling Capacitors..... 110

7.5.3	On-chip Decoupling Capacitors .....	112
7.5.4	Advantages of Hierarchical Decoupling .....	113
7.6	Resonance in Power Distribution Networks .....	114
7.7	Full Impedance Compensation .....	120
7.8	Case Study .....	122
7.9	Design Considerations .....	123
7.9.1	Inductance of the Decoupling Capacitors .....	124
7.9.2	Interconnect Inductance .....	125
7.10	Limitations of the One-Dimensional Circuit Model .....	126
7.11	Summary .....	128
<b>8</b>	<b>On-Chip Power Distribution Networks .....</b>	<b>129</b>
8.1	Styles of On-Chip Power Distribution Networks .....	129
8.1.1	Basic Structure of On-Chip Power Distribution Networks .....	130
8.1.2	Improving the Impedance Characteristics of On-Chip Power Distribution Networks .....	135
8.1.3	Evolution of Power Distribution Networks in Alpha Microprocessors .....	136
8.2	Die-Package Interface .....	137
8.2.1	Wire Bond Packaging .....	138
8.2.2	Flip-Chip Packaging .....	139
8.2.3	Future Packaging Solutions .....	141
8.3	Other Considerations .....	142
8.3.1	Dependence of On-Chip Signal Integrity on the Structure of the Power Distribution Network .....	142
8.3.2	Interaction Between the Substrate and the Power Distribution Network .....	143
8.4	Summary .....	143
<b>9</b>	<b>Intelligent Power Networks On-Chip .....</b>	<b>145</b>
9.1	Power Network-On-Chip Architecture .....	146
9.1.1	Power Routers .....	148
9.1.2	Locally Powered Loads .....	149
9.1.3	Power Grid .....	149
9.2	Case Study .....	150
9.3	Summary .....	153
<b>10</b>	<b>Conclusions .....</b>	<b>155</b>
 <b>Part III On-Chip Decoupling Capacitors</b>		
<b>11</b>	<b>Decoupling Capacitance .....</b>	<b>159</b>
11.1	Introduction to Decoupling Capacitance .....	160
11.1.1	Historical Retrospective .....	160
11.1.2	Decoupling Capacitor as a Reservoir of Charge .....	161



11.1.3	Practical Model of a Decoupling Capacitor .....	163
11.2	Impedance of Power Distribution System with Decoupling Capacitors .....	165
11.2.1	Target Impedance of a Power Distribution System .....	166
11.2.2	Antiresonance .....	168
11.2.3	Hydraulic Analogy of Hierarchical Placement of Decoupling Capacitors .....	171
11.3	Intrinsic vs Intentional On-Chip Decoupling Capacitance .....	176
11.3.1	Intrinsic Decoupling Capacitance .....	176
11.3.2	Intentional Decoupling Capacitance .....	179
11.4	Types of On-Chip Decoupling Capacitors .....	181
11.4.1	Polysilicon-Insulator-Polysilicon (PIP) Capacitors .....	181
11.4.2	MOS Capacitors .....	183
11.4.3	Metal-Insulator-Metal (MIM) Capacitors .....	189
11.4.4	Lateral Flux Capacitors .....	190
11.4.5	Comparison of On-Chip Decoupling Capacitors .....	194
11.5	On-Chip Switching Voltage Regulator .....	195
11.6	Summary .....	197
<b>12</b>	<b>Effective Radii of On-Chip Decoupling Capacitors</b> .....	<b>199</b>
12.1	Background .....	201
12.2	Effective Radius of On-Chip Decoupling Capacitor Based on Target Impedance .....	202
12.3	Estimation of Required On-Chip Decoupling Capacitance .....	203
12.3.1	Dominant Resistive Noise .....	204
12.3.2	Dominant Inductive Noise .....	206
12.3.3	Critical Line Length .....	208
12.4	Effective Radius as Determined by Charge Time .....	211
12.5	Design Methodology for Placing On-Chip Decoupling Capacitors .....	215
12.6	Model of On-Chip Power Distribution Network .....	215
12.7	Case Study .....	218
12.8	Design Implications .....	222
12.9	Summary .....	223
<b>13</b>	<b>Efficient Placement of Distributed On-Chip Decoupling Capacitors</b> ..	<b>225</b>
13.1	Technology Constraints .....	226
13.2	Placing On-Chip Decoupling Capacitors in Nanoscale ICs .....	226
13.3	Design of a Distributed On-Chip Decoupling Capacitor Network ..	229
13.4	Design Tradeoffs in a Distributed On-Chip Decoupling Capacitor Network .....	233
13.4.1	Dependence of System Parameters on $R_1$ .....	234
13.4.2	Minimum $C_1$ .....	234
13.4.3	Minimum Total Budgeted On-Chip Decoupling Capacitance .....	235
13.5	Design Methodology for a System of Distributed On-Chip Decoupling Capacitors .....	238

13.6	Case Study .....	239
13.7	Summary .....	243
<b>14</b>	<b>Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors</b> .....	<b>245</b>
14.1	Problem Formulation .....	247
14.2	Simultaneous Power Supply and Decoupling Capacitor Placement .....	248
14.3	Case Study .....	250
14.4	Summary .....	253
<b>15</b>	<b>Conclusions</b> .....	<b>255</b>
 <b>Part IV Power Delivery Circuits</b>		
<b>16</b>	<b>Voltage Regulators</b> .....	<b>259</b>
16.1	Switching Mode Power Supplies .....	261
16.2	Switched-Capacitor Converters .....	266
16.3	Linear Converters .....	268
16.3.1	Analog LDO Regulators .....	268
16.3.2	Digital LDO Regulators .....	271
16.4	Comparison of Monolithic Power Supplies .....	271
16.5	Summary .....	274
<b>17</b>	<b>Hybrid Voltage Regulator</b> .....	<b>277</b>
17.1	Active Filter Based Switching DC-DC Converter .....	278
17.1.1	Active Filter Design .....	280
17.1.2	Op Amp Design .....	282
17.2	Pros and Cons of Active Filter-Based Voltage Regulator .....	282
17.3	Experimental Results .....	284
17.4	On-Chip Point-of-Load Voltage Regulation .....	290
17.5	Summary .....	291
<b>18</b>	<b>Distributed Power Delivery with Ultra-Small LDO Regulators</b> .....	<b>293</b>
18.1	Power Delivery System .....	294
18.1.1	Op Amp Based LDO .....	296
18.1.2	Current Sensor .....	302
18.1.3	Adaptive Bias .....	304
18.1.4	Adaptive Compensation Network .....	305
18.1.5	Distributed Power Delivery .....	306
18.2	Test Results .....	309
18.3	Summary .....	313
<b>19</b>	<b>Pulse Width Modulator for On-Chip Power Management</b> .....	<b>315</b>
19.1	Description of the Digitally Controlled PWM Architecture .....	316
19.1.1	Header Circuitry .....	317
19.1.2	Duty Cycle-to-Voltage Converter .....	318
19.1.3	Ring Oscillator Topology for Pulse Width Modulation ...	319

19.1.4	Ring Oscillator Topology for Pulse Width Modulation with Constant Frequency .....	322
19.2	Simulation Results .....	324
19.2.1	Digitally Controlled Pulse Width Modulator Under PVT Variations .....	324
19.2.2	Duty Cycle Controlled Pulse Width Modulator .....	325
19.2.3	Duty Cycle and Frequency Controlled Pulse Width Modulator .....	327
19.3	Summary .....	327
<b>20</b>	<b>Conclusions</b> .....	<b>329</b>
<b>Part V Computer-Aided Design of Power Delivery Systems</b>		
<b>21</b>	<b>Computer-Aided Design of Power Distribution Networks</b> .....	<b>333</b>
21.1	Design Flow for On-Chip Power Distribution Networks .....	334
21.1.1	Preliminary Pre-Floorplan Design .....	335
21.1.2	Floorplan-Based Refinement .....	335
21.1.3	Layout-Based Verification .....	336
21.2	Linear Analysis of Power Distribution Networks .....	338
21.3	Modeling Power Distribution Networks .....	340
21.3.1	Resistance of the On-Chip Power Distribution Network .	340
21.3.2	Characterization of the On-Chip Decoupling Capacitance	341
21.3.3	Inductance of the On-Chip Power Distribution Network .	343
21.3.4	Exploiting Symmetry to Reduce Model Complexity .....	344
21.4	Characterizing the Power Current Requirements of On-Chip Circuits .....	345
21.4.1	Preliminary Evaluation of Power Current Requirements .	346
21.4.2	Gate Level Estimates of the Power Current Requirements	346
21.5	Numerical Methods for Analyzing Power Distribution Networks .	347
21.5.1	Model Partitioning in <i>RC</i> and <i>RLC</i> Parts .....	348
21.5.2	Improving the Initial Condition Accuracy of the AC Analysis .....	348
21.5.3	Global-Local Hierarchical Analysis .....	350
21.5.4	Random Walk Based Technique .....	351
21.5.5	Multigrid Analysis .....	352
21.5.6	Hierarchical Analysis of Networks with Mesh-Tree Topology .....	352
21.5.7	Efficient Analysis of <i>RL</i> Trees .....	353
21.6	Allocation of On-Chip Decoupling Capacitors .....	353
21.6.1	Charge-Based Allocation Methodology .....	355
21.6.2	Allocation Strategy Based on the Excessive Noise Amplitude .....	356
21.6.3	Allocation Strategy Based on Excessive Charge .....	357
21.7	Summary .....	358

- 22 Effective Resistance in a Two Layer Mesh** ..... 361
  - 22.1 Kirchhoff’s Current Law Revisited ..... 364
  - 22.2 Separation of Variables ..... 365
  - 22.3 Effective Resistance Between Two Nodes ..... 366
  - 22.4 Closed-Form Expression of the Effective Resistance ..... 367
  - 22.5 Experimental Results ..... 369
  - 22.6 Summary ..... 369
- 23 Closed-Form Expressions for Fast IR Drop Analysis** ..... 373
  - 23.1 Background of FAIR ..... 374
  - 23.2 Analytic IR Drop Analysis ..... 376
    - 23.2.1 One Power Supply and One Current Load ..... 376
    - 23.2.2 One Power Supply and Multiple Current Loads ..... 378
    - 23.2.3 Multiple Power Supplies and One Current Load ..... 379
    - 23.2.4 Multiple Power Supplies and Multiple Current Loads .... 383
  - 23.3 Locality in Power Grid Analysis ..... 386
    - 23.3.1 Principle of Spatial Locality in a Power Grid ..... 386
    - 23.3.2 Effect of Spatial Locality on Computational Complexity ..... 387
    - 23.3.3 Exploiting Spatial Locality in FAIR ..... 388
    - 23.3.4 Error Correction Windows ..... 390
  - 23.4 Experimental Results ..... 391
  - 23.5 Summary ..... 396
- 24 Stability in Distributed Power Delivery Systems** ..... 397
  - 24.1 Passivity-Based Stability of Distributed Power Delivery Systems . 398
  - 24.2 Passivity Analysis of a Distributed Power Delivery System ..... 400
  - 24.3 Model of Parametric Circuit Performance ..... 404
  - 24.4 Summary ..... 410
- 25 Power Optimization Based on Link Breaking Methodology** ..... 413
  - 25.1 Reduction in Voltage Variations ..... 415
  - 25.2 Single Aggressor and Victim Example ..... 418
  - 25.3 Sensitivity Factor ..... 420
  - 25.4 Link Breaking Methodology ..... 421
  - 25.5 Case Studies ..... 423
  - 25.6 Discussion ..... 426
  - 25.7 Summary ..... 428
- 26 Power Supply Clustering in Heterogeneous Systems** ..... 433
  - 26.1 Heterogeneous Power Delivery System ..... 434
    - 26.1.1 Number of On-Chip Power Regulators ..... 436
    - 26.1.2 Number of Off-Chip Power Converters ..... 436
    - 26.1.3 Power Supply Clusters ..... 439
  - 26.2 Dynamic Control in Heterogeneous Power Delivery Systems ..... 441
  - 26.3 Computationally Efficient Power Supply Clustering ..... 442
    - 26.3.1 Near-Optimal Power Supply Clustering ..... 443
    - 26.3.2 Power Supply Clustering with Dynamic Programming .. 447

26.4	Demonstration of Co-design of Power Delivery System .....	451
26.4.1	Power Supply Clustering of IBM Power Grid Benchmark Circuits .....	451
26.4.2	Power Supply Clustering and Existing Power Delivery Solutions .....	453
26.5	Summary .....	454
<b>27</b>	<b>Conclusions</b> .....	<b>457</b>
 <b>Part VI Noise in Power Distribution Networks</b>		
<b>28</b>	<b>Inductive Properties of On-Chip Power Distribution Grids</b> .....	<b>461</b>
28.1	Power Transmission Circuit .....	461
28.2	Simulation Setup .....	463
28.3	Grid Types .....	464
28.4	Inductance Versus Line Width .....	466
28.5	Dependence of Inductance on Grid Type .....	469
28.5.1	Non-interdigitated Versus Interdigitated Grids .....	469
28.5.2	Paired Versus Interdigitated Grids .....	470
28.6	Dependence of Inductance on Grid Dimensions .....	470
28.6.1	Dependence of Inductance on Grid Width .....	471
28.6.2	Dependence of Inductance on Grid Length .....	472
28.6.3	Sheet Inductance of Power Grids .....	472
28.6.4	Efficient Computation of Grid Inductance .....	473
28.7	Summary .....	474
<b>29</b>	<b>Variation of Grid Inductance with Frequency</b> .....	<b>475</b>
29.1	Analysis Approach .....	475
29.2	Discussion of Inductance Variation .....	477
29.2.1	Circuit Models .....	477
29.2.2	Analysis of Inductance Variation .....	479
29.3	Summary .....	481
<b>30</b>	<b>Inductance/Area/Resistance Tradeoffs</b> .....	<b>483</b>
30.1	Inductance vs. Resistance Tradeoff Under a Constant Grid Area Constraint .....	483
30.2	Inductance vs. Area Tradeoff Under a Constant Grid Resistance Constraint .....	487
30.3	Summary .....	489
<b>31</b>	<b>Noise Characteristics of On-Chip Power Networks</b> .....	<b>491</b>
31.1	Scaling Effects in Chip-Package Resonance .....	492
31.2	Propagation of Power Distribution Noise .....	494
31.3	Local Inductive Behavior .....	496
31.4	Summary .....	499

<b>32</b>	<b>Power Noise Reduction Techniques</b> .....	501
32.1	Ground Noise Reduction Through an Additional Low Noise On-Chip Ground .....	503
32.2	Dependence of Ground Bounce Reduction on System Parameters .....	505
32.2.1	Physical Separation Between Noisy and Noise Sensitive Circuits .....	505
32.2.2	Frequency and Capacitance Variations .....	507
32.2.3	Impedance of an Additional Ground Path .....	508
32.3	Summary.....	509
<b>33</b>	<b>Shielding Methodologies in the Presence of Power/Ground Noise</b> ....	511
33.1	Background.....	512
33.1.1	Crosstalk Noise Reduction Techniques.....	512
33.1.2	Coupled Interconnect Model and Decision Criterion .....	514
33.1.3	Power/Ground Noise Model .....	516
33.2	Effects of Technology and Design Parameters on the Crosstalk Noise Voltage .....	518
33.2.1	Effect of Technology Scaling on the Crosstalk Noise Voltage .....	519
33.2.2	Effect of Line Length on Crosstalk Noise .....	520
33.2.3	Effect of Shield Line Width on Crosstalk Noise .....	522
33.2.4	Effect of $R_{line}/R_s$ on Crosstalk Noise .....	523
33.2.5	Effect of the Ratio of Substrate Capacitance to Coupling Capacitance on Crosstalk Noise.....	525
33.2.6	Effect of Self- and Mutual Inductance on Crosstalk Noise .....	527
33.2.7	Effect of Distance Between Aggressor and Victim Lines on Crosstalk Noise.....	527
33.3	Shield Insertion or Physical Spacing in a Noisy Environment .....	529
33.4	Summary.....	531
<b>34</b>	<b>Conclusions</b> .....	533
<b>Part VII Multi-layer Power Distribution Networks</b>		
<b>35</b>	<b>Impedance Characteristics of Multi-layer Grids</b> .....	537
35.1	Electrical Properties of Multi-layer Grids.....	538
35.1.1	Impedance Characteristics of Individual Grid Layers ....	538
35.1.2	Impedance Characteristics of Multi-layer Grids .....	541
35.2	Case Study of a Two Layer Grid .....	543
35.2.1	Simulation Setup .....	543
35.2.2	Inductive Coupling Between Grid Layers .....	544
35.2.3	Inductive Characteristics of a Two Layer Grid .....	546
35.2.4	Resistive Characteristics of a Two Layer Grid .....	548
35.2.5	Variation of Impedance with Frequency in a Two Layer Grid .....	549

35.3	Design Implications .....	550
35.4	Summary .....	551
<b>36</b>	<b>Inductance Model of Interdigitated Power and Ground Networks ...</b>	<b>553</b>
36.1	Basic Four-Pair Structure .....	554
36.2	P/G Network with Large Number of Interdigitated Pairs .....	555
36.3	Comparison and Discussion .....	559
36.4	Summary .....	563
<b>37</b>	<b>Multi-layer Interdigitated Power Networks .....</b>	<b>565</b>
37.1	Single Metal Layer Characteristics .....	566
37.1.1	Optimal Width for Minimum Impedance .....	568
37.1.2	Optimal Width Characteristics .....	571
37.2	Multi-layer Optimization .....	574
37.2.1	First Approach: Equal Current Density .....	575
37.2.2	Second Approach: Minimum Impedance .....	580
37.3	Discussion .....	581
37.3.1	Comparison .....	581
37.3.2	Routability .....	582
37.3.3	Fidelity .....	584
37.3.4	Critical Frequency .....	586
37.4	Summary .....	587
<b>38</b>	<b>Globally Integrated Power and Clock Distribution Networks .....</b>	<b>589</b>
38.1	High Level Topology .....	591
38.2	GIPAC Splitting Circuit .....	592
38.2.1	Mathematical Perspective .....	592
38.2.2	RC Filter Values .....	594
38.3	Simulation Results .....	594
38.4	Summary .....	597
<b>39</b>	<b>Conclusions .....</b>	<b>599</b>
<b>Part VIII Multi-voltage Power Delivery Systems</b>		
<b>40</b>	<b>Multiple On-Chip Power Supply Systems .....</b>	<b>603</b>
40.1	ICs with Multiple Power Supply Voltages .....	604
40.1.1	Multiple Power Supply Voltage Techniques .....	604
40.1.2	Clustered Voltage Scaling (CVS) .....	606
40.1.3	Extended Clustered Voltage Scaling (ECVS) .....	607
40.2	Challenges in ICs with Multiple Power Supply Voltages .....	608
40.2.1	Die Area .....	608
40.2.2	Power Dissipation .....	609
40.2.3	Design Complexity .....	609
40.2.4	Placement and Routing .....	610

40.3	Optimum Number and Magnitude of Available Power Supply Voltages .....	613
40.4	Summary .....	617
<b>41</b>	<b>On-Chip Power Grids with Multiple Supply Voltages</b> .....	<b>619</b>
41.1	Background .....	621
41.2	Simulation Setup .....	621
41.3	Power Distribution Grid with Dual Supply and Dual Ground .....	622
41.4	Interdigitated Grids with DSDG .....	625
41.4.1	Type I Interdigitated Grids with DSDG .....	626
41.4.2	Type II Interdigitated Grids with DSDG .....	627
41.5	Paired Grids with DSDG .....	628
41.5.1	Type I Paired Grids with DSDG .....	629
41.5.2	Type II Paired Grids with DSDG .....	630
41.6	Simulation Results .....	633
41.6.1	Interdigitated Power Distribution Grids Without Decoupling Capacitors .....	640
41.6.2	Paired Power Distribution Grids Without Decoupling Capacitors .....	641
41.6.3	Power Distribution Grids with Decoupling Capacitors ...	643
41.6.4	Dependence of Power Noise on the Switching Frequency of the Current Loads .....	646
41.7	Design Implications .....	648
41.8	Summary .....	649
<b>42</b>	<b>Decoupling Capacitors for Multi-Voltage Power Distribution Systems</b> .....	<b>651</b>
42.1	Impedance of a Power Distribution System .....	653
42.1.1	Impedance of a Power Distribution System .....	653
42.1.2	Antiresonance of Parallel Capacitors .....	656
42.1.3	Dependence of Impedance on Power Distribution System Parameters .....	657
42.2	Case Study of the Impedance of a Power Distribution System .....	660
42.3	Voltage Transfer Function of Power Distribution System .....	662
42.3.1	Voltage Transfer Function of a Power Distribution System .....	663
42.3.2	Dependence of Voltage Transfer Function on Power Distribution System Parameters .....	665
42.4	Case Study of the Voltage Response of a Power Distribution System .....	668
42.4.1	Overshoot-Free Magnitude of a Voltage Transfer Function .....	669
42.4.2	Tradeoff Between the Magnitude and Frequency Range .....	670
42.5	Summary .....	674
<b>43</b>	<b>Conclusions</b> .....	<b>675</b>



**Part IX Final Comments**

**44 Closing Remarks** ..... 679

**Appendices** ..... 685

**A Estimate of Initial Optimal Width for Interdigitated Power/Ground Network** ..... 687

**B First Optimization Approach for Multi-Layer Interdigitated Power Distribution Network** ..... 689

**C Second Optimization Approach for Multi-Layer Interdigitated Power Distribution Network** ..... 691

**D Mutual Loop Inductance in Fully Interdigitated Power Distribution Grids with DSDG** ..... 693

**E Mutual Loop Inductance in Pseudo-Interdigitated Power Distribution Grids with DSDG** ..... 695

**F Mutual Loop Inductance in Fully Paired Power Distribution Grids with DSDG** ..... 697

**G Mutual Loop Inductance in Pseudo-Paired Power Distribution Grids with DSDG** ..... 699

**H Derivation of  $R_{2(x,y)}$**  ..... 701

**I Closed-Form Expressions for Interconnect Resistance, Capacitance, and Inductance** ..... 705

**References** ..... 707

**Index** ..... 737

## About the Authors



**Inna Vaisband** received the Bachelor of Science degree in computer engineering and the Master of Science degree in electrical engineering from the Technion-Israel Institute of Technology, Haifa, Israel in, respectively, 2006 and 2009, and the Ph.D. degree in electrical engineering from the University of Rochester, Rochester, New York in 2015.

She is currently a post-doctoral researcher with the Department of Electrical Engineering, University of Rochester, Rochester, New York. Between 2003 and 2009, she held a variety of software and hardware R&D positions at Tower Semiconductor Ltd., G-Connect Ltd., and IBM Ltd., all in

Israel. In summer 2012, Inna was a Visiting Researcher at Stanford University. Her current research interests include the analysis and design of high performance integrated circuits, analog circuits, and on-chip power delivery and management. Dr. Vaisband is an Associate Editor of the *Microelectronics Journal*.



**Renatas Jakushokas** was born in Kaunas, Lithuania. He received the B.Sc. degree in electrical engineering from Ort-Braude College, Karmiel, Israel in 2005, and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Rochester, Rochester, New York in, respectively, 2007 and 2011.

He was previously an intern at Intrinx Corporation, Fairport, New York, in 2006, working on Sigma Delta ADCs. In the summer of 2007, he interned with Eastman Kodak Company, Rochester, New York, where he designed a high speed and precision comparator for high performance ADCs. During the summer

of 2008, he was with Freescale Semiconductor Corporation, Tempe, Arizona where he worked on developing a noise coupling estimation calculator, supporting the efficient evaluation of diverse substrate isolation techniques. In 2011, Renatas joined Qualcomm Inc., where he works on custom high speed circuit design, power and signal integrity, power distribution networks, development/optimization/placement of on-die decoupling capacitors, and power estimation/correlation/optimization.

He currently holds a US patent and is the author of additional disclosed patents. He has authored a book and published over ten journal and conference papers. Dr. Jakushokas participates in conference committees and is currently serving as an editor for the *Microelectronics Journal*. His research interests are in the areas of power distribution, noise evaluation, signal and power integrity, substrate modeling/analysis, and optimization techniques for high performance integrated circuit design.



**Mikhail Popovich** was born in Izhevsk, Russia in 1975. He received the B.S. degree in electrical engineering from Izhevsk State Technical University, Izhevsk, Russia in 1998, and the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Rochester, Rochester, New York in, respectively, 2002 and 2007.

He was an intern at Freescale Semiconductor Corporation, Tempe, Arizona in the summer of 2005, where he worked on signal integrity in RF and mixed-signal ICs and developed design techniques and methodologies

for placing distributed on-chip decoupling capacitors. His professional experience also includes characterization of substrate and interconnect crosstalk noise in CMOS imaging circuits for Eastman Kodak Company, Rochester, New York. He has authored several conference and journal papers in the areas of power distribution networks in CMOS VLSI circuits, placement of on-chip decoupling capacitors, and the inductive properties of on-chip interconnect. He holds several US patents. In 2007, Mikhail joined Qualcomm Corporation, where he works on power distribution networks, power and signal integrity, low power techniques, and interconnect design including on-chip inductive effects, noise coupling, and placement of on-chip decoupling capacitors.

Mr. Popovich received the Best Student Paper Award at the ACM Great Lakes Symposium on VLSI in 2005, and the GRC Inventor Recognition Award from the Semiconductor Research Corporation in 2007.



**Andrey V. Mezhiba** graduated from the Moscow Institute of Physics and Technology in 1996 with a Diploma in Physics. He continued his studies at the University of Rochester where he received the Ph.D. degree in electrical and computer engineering in 2004. Andrey authored several conference and journal papers in the areas of power distribution networks, on-chip inductance, circuit coupling, and signal integrity; he holds several patents. Andrey is currently with Intel Corporation working on phase-locked loops and other mixed-signal circuits in advanced CMOS technologies.



**Selçuk Köse** received the B.S. degree in electrical and electronics engineering from Bilkent University, Ankara, Turkey in 2006, and the M.S. and Ph.D. degrees in electrical engineering from the University of Rochester, Rochester, NY, respectively, in 2008 and 2012.

He is currently an Assistant Professor at the Department of Electrical Engineering, University of South Florida, Tampa, Florida. He was a part-time engineer at the Scientific and Technological Research Council (TÜBİTAK), Ankara, Turkey in 2006. He was with the Central Technology and Special Cir-

cuits Team in the enterprise microprocessor division of Intel Corporation, Santa Clara, California in 2007 and 2008. He was with the RF, Analog, and Sensor Group, Freescale Semiconductor, Tempe, Arizona in 2010. His current research interests include the analysis and design of high performance integrated circuits, on-chip DC-DC voltage converters, and interconnect related issues with specific emphasis on the design, analysis, and management of on-chip power delivery networks, 3-D integration, and hardware security.

Dr. Köse received the National Science Foundation CAREER Award in 2014, University of South Florida College of Engineering Outstanding Junior Research Achievement Award in 2014, and Cisco Research Award in 2015. He is currently serving on the editorial board of the *Journal of Circuits, Systems, and Computers* and the *Microelectronics Journal*. He is a member of the technical program committee of a number of conferences.



**Eby G. Friedman** received the B.S. degree from Lafayette College in 1979, and the M.S. and Ph.D. degrees from the University of California, Irvine, in 1981 and 1989, respectively, all in electrical engineering.

From 1979 to 1991, he was with Hughes Aircraft Company, rising to the position of manager of the Signal Processing Design and Test Department, responsible for the design and test of high performance digital and analog ICs. He has been with the Department of Electrical and Computer Engineering at the University of Rochester since 1991, where he is a Distinguished Professor and the Director of the High Performance VLSI/IC Design and Analysis Laboratory. He is also a Visiting Professor at the Technion—Israel Institute of Technology. His current research and

teaching interests are in high performance synchronous digital and mixed-signal microelectronic design and analysis with application to high speed portable processors and low power wireless communications.

He is the author of almost 500 papers and book chapters, 13 patents, and the author or editor of 16 books in the fields of high speed and low power CMOS design techniques, 3-D integration, high speed interconnect, and the theory and application of synchronous clock and power distribution networks. Dr. Friedman is the Editor-in-Chief of the *Microelectronics Journal*, a Member of the editorial boards of the *Analog Integrated Circuits and Signal Processing*, *Journal of Low Power Electronics*, and *Journal of Low Power Electronics and Applications*, and

a Member of the technical program committee of numerous conferences. He previously was the Editor-in-Chief and Chair of the steering committee of the *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, the Regional Editor of the *Journal of Circuits, Systems and Computers*, a Member of the editorial board of the *Proceedings of the IEEE*, *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, and *Journal of Signal Processing Systems*, a Member of the Circuits and Systems (CAS) Society Board of Governors, Program and Technical chair of several IEEE conferences, and a recipient of the IEEE Circuits and Systems 2013 Charles A. Desoer Technical Achievement Award, a University of Rochester Graduate Teaching Award, a College of Engineering Teaching Excellence Award, and is a member of the University of California, Irvine Engineering Hall of Fame. Dr. Friedman is a Senior Fulbright Fellow and an IEEE Fellow.

# Part I

## General Background

A general background of on-chip power distribution networks is described in Part I. These chapters familiarize the reader with topics relevant to power supply networks. Different aspects of inductance and inductive loops are also reviewed in this part. These chapters provide sufficient background to enable the reader to follow the remainder of the book. Greater detail describing each chapter in this part is provided below.

An introduction to the evolution of integrated circuits and problems related to power distribution are presented in Chap. 1. Technology trends describing microprocessor transistor count, clock frequency, and power are summarized in this chapter. The important issue of noise within power distributions networks is also discussed.

The inductive properties of interconnect are described in Chap. 2. Different methods of characterizing the inductance of complex interconnect systems as well as limitations of these methods are also discussed. The concept of a partial inductance is reviewed. This concept is helpful in describing the inductive properties of complex structures. The distinction between the absolute inductance and the inductive behavior is emphasized and the relationship between these concepts is discussed.

The inductive properties of interconnect structures where current flows in long loops are described in Chap. 3. The variation of the partial inductance with line length is compared to the loop inductance. The inductance of a long current loop increases linearly with loop length. Similarly, the effective inductance of several long loops connected in parallel decreases inversely linearly with the number of loops. Exploiting these properties to enhance the efficiency of the circuit analysis process is discussed.

The phenomenon of electromigration and implications on related circuit reliability are the subject of Chap. 4. With increasing current density in on-chip interconnect lines, the transport of metal atoms under an electric driving force, known as electromigration, becomes more significant. Metal depletion and accumulation occur at the sites of electromigration atomic flux divergence. Voids and protrusions are formed, respectively, at the sites of metal depletion and accumulation, causing,

respectively, open circuit and short-circuit faults in interconnect structures. The mechanical characteristics of the interconnect structures are critical in determining electromigration reliability. Power and ground lines are particularly susceptible to electromigration damage as these lines carry a significant amount of unidirectional current.

Scaling trends of on-chip power distribution noise are discussed in Chap. 5. A model for scaling power distribution noise is described. Two scenarios of interconnect scaling are analyzed. The effects of scaling trends on the design of next generation complementary metal-oxide semiconductor (CMOS) circuits are also discussed.




# Chapter 1

## Introduction

In July 1958, Jack Kilby of Texas Instruments suggested building all of the components of a circuit completely in silicon [1]. By September 12, 1958, Kilby had built a working model of the first “solid circuit,” the size of a pencil point. A couple of months later in January 1959, Robert Noyce of Fairchild Semiconductor developed a better way to connect the different components of a circuit [2, 3]. Later, in the spring of 1959, Fairchild Semiconductor demonstrated the first planar circuit—a “unitary circuit.” The first monolithic integrated circuit (IC) was born, where multiple transistors coexisted with passive components on the same physical substrate [4]. Microphotographs of the first IC (Texas Instruments, 1958), the first monolithic IC (Fairchild Semiconductor, 1959), and the high performance i7-6700K Skylake Quad-Core microprocessor with up to 4.2 GHz clock frequency (Intel Corporation, 2015) are depicted in Fig. 1.1.

In 1960, Jean Hoerni invented the planar process [5]. Later, in 1960, Dawon Kahng and Martin Atalla demonstrated the first silicon based metal oxide semiconductor field effect transistor (MOSFET) [6], followed in 1967 by the first silicon gate MOSFET [7]. These seminal inventions resulted in the explosive growth of today’s multi-billion dollar microelectronics industry. The fundamental cause of this growth in the microelectronics industry has been made possible by technology scaling, particularly in CMOS technology.

The goal of this chapter is to provide a brief perspective on the development of ICs, introduce power delivery and management in the context of this development, motivate the use of on-chip voltage regulators and decoupling capacitors, and provide guidance and perspective to the rest of this book. The evolution of integrated circuit technology from the first ICs to highly scaled CMOS technology is described in Sect. 1.1. As manufacturing technologies supported higher integration densities and switching speeds, the primary constraints and challenges in the design of integrated circuits have also shifted, as discussed in Sect. 1.2. The basic nature of the problem of distributing power and ground in integrated circuits is described




**Fig. 1.1** Microphotographs of early and recent integrated circuits (IC) (the die size is not to scale); (a) the first IC (Texas Instruments, 1958), (b) the first monolithic IC (Fairchild Semiconductor, 1959), (c) the high performance i7-6700K Skylake Quad-Core microprocessor (Intel Corporation, 2015)

in Sect. 1.3. The adverse effects of variations in the power supply voltage on the operation of a digital integrated circuit are discussed in Sect. 1.4. Finally, the chapter is summarized in Sect. 1.5.

## 1.1 Evolution of Integrated Circuit Technology


The pace of IC technology over the past three decades is well characterized by Moore's law. As noted in 1965 by Gordon Moore, the integration density of the first commercial integrated circuits has doubled approximately every year [8]. A prediction was made that the economically effective integration density, i.e.,



**Fig. 1.2** Evolution of transistor count of CPU/microprocessor and memory ICs. In the lower left corner, the original Moore’s data [8] is displayed by the extrapolated prediction (*dashed line*). The *wide lines* are linearized trends for both IC memory and microprocessors

the number of transistors on an integrated circuit leading to the minimum cost per integrated component, will continue to double every year for another decade. This prediction has held true through the early 1970s. In 1975, the prediction was revised to suggest a new, slower rate of growth—doubling of the IC transistor count every two years [9]. This trend of exponential growth of IC complexity is commonly referred to as “Moore’s law.” Since the start of commercial production of integrated circuits in the early 1960s, circuit complexity has risen from a few transistors to several billions of transistors functioning together on a single monolithic substrate. This trend is expected to continue at a comparable pace for another decade [10].

The evolution of the integration density of microprocessor and memory ICs is shown in Fig. 1.2 along with the original prediction described in [8]. As seen from the data illustrated in Fig. 1.2, DRAM IC complexity has grown at an even higher rate, quadrupling roughly every three years. The progress of microprocessor clock frequencies is shown in Fig. 1.3. Associated with increasing IC complexity and clock speed is an exponential increase in microprocessor performance (doubling every 18 to 24 month). This performance trend is also referred to as Moore’s law.



**Fig. 1.3** Evolution of microprocessor clock frequency. Several lines of microprocessors are shown in different colors and shapes

The principal driving force behind this spectacular improvement in circuit complexity and performance has been the steady decrease in the feature size of semiconductor devices. Advances in optical lithography have allowed manufacturing of on-chip structures with increasingly higher resolution. The area, power, and speed characteristics of transistors with a planar structure, such as MOS devices, improve with the decrease (i.e., scaling) of the lateral dimensions of the devices. These technologies are therefore referred to as *scalable*. The maturing of scalable planar circuit technologies, first PMOS and later NMOS, has allowed the potential of technology scaling to be fully exploited as lithography has improved. The development of planar MOS technology culminated in CMOS circuits. The low power characteristics of CMOS technology deferred the effects of thermal limitations on integration complexity and permitted technology scaling to continue unabated through the 1980s, 1990s, 2000s, and 2010s making CMOS the digital circuit technology of choice.

From a historical perspective, the development of scalable ICs was simultaneously circuitous and serendipitous, as described by Murphy, Haggan, and Troutman [11]. Although the ideas and motivation behind scalable ICs seem straightforward from today's vantage point, the emergence of scalable commercial ICs was neither inevitable nor a result of a well guided and planned pursuit. Rather, the original motivation for the development of integrated circuits was circuit

miniaturization for military and space applications. Although the active devices of the time, discrete transistors, offered smaller size (and also lower power dissipation with higher reliability) as compared to vacuum tubes, much of this advantage was lost at the circuit level, as the size and weight of electronic circuits were dominated by passive components, such as resistors, capacitors, and diodes. Thus, the original objective was to reduce the size of the passive elements through integration of these elements onto the same die as the transistors. The cost effectiveness and commercial success of high complexity ICs were highly controversial for several years after the integrated circuit was invented. Successful integration of a large number of transistors on the same die seemed infeasible, considering the yield of discrete devices at the time [11].

Many obstacles precluded early ICs from scaling. The bulk collector bipolar transistors used in these early ICs suffered from performance degradation due to high collector resistance and, more importantly, the collectors of all of the on-chip transistors were connected through the bulk substrate. The speed of a bipolar transistor does not, in general, scale with the lateral dimensions (i.e., vertical NPN and PNP doping structures typically determine the performance). In addition, early device isolation approaches were not amenable to scaling and consumed significant die area. On-chip resistors and diodes also made inefficient use of die area. Scalable schemes for device isolation and interconnection were therefore essential to truly scale ICs. It was not until these problems were solved and the structure of the bipolar transistor was improved that device miniaturization led to dramatic improvements in IC complexity.


The concept of scalable ICs received further development with the maturation of the MOS technology. Although the MOS transistor is a contemporary of the first ICs, the rapid progress in bipolar devices delayed the development of MOS ICs at the beginning of the IC era. The MOS transistor lagged in performance as compared with existing bipolar devices and suffered from reproducibility and stability problems. The low current drive capability of MOS transistors was also a serious disadvantage at low integration densities. Early use of the MOS transistor was limited to those applications that exploited the excellent switch-like characteristics of the MOS devices. Nevertheless, the circuit advantages and scaling potential of MOS technology were soon realized, permitting MOS circuits to gain increasingly wider acceptance. Gate insulation and the enhancement mode of operation made MOS technology ideal for direct-coupled logic [12]. Furthermore, MOS did not suffer from punch-through effects and could be fabricated with higher yield. The compactness of MOS circuits and the higher yield eventually resulted in a fourfold density advantage in devices per IC as compared to bipolar ICs. Ironically, it was the refinement of bipolar technology that paved the path to these larger scales of integration, permitting the efficient exploitation of MOS technology. With advances in lithographic resolution, the MOS disadvantage in switching speed as compared to bipolar devices gradually diminished. The complexity of bipolar ICs had become primarily constrained by power dissipation. As a result, MOS emerged as the dominant digital integrated circuit technology.

## 1.2 Evolution of Design Objectives


Advances in fabrication technology and the emergence of new applications have induced several shifts in the principal objectives in the design of integrated circuits over the past 50 years. The evolution of the IC design paradigm is illustrated in Fig. 1.4.

In the 1960s and 1970s, yield concerns served as the primary limitation to IC integration density and, as a consequence, circuit compactness and die area were the primary criteria in the IC design process. Due to limited integration densities, a typical system at the time would contain dozens to thousands of small ICs. As a result, chip-to-chip communications traversing board-level interconnect limited overall system performance. As compared to intra-chip interconnect, board level interconnect have high latency and dissipate large amounts of power, limiting the speed and power of a system. Placing as much functionality as possible into a yield limited silicon die supported the realization of electronic systems with fewer ICs. Fewer board level contacts and interconnections in systems comprised of fewer ICs improved system reliability and lowered system cost, increased system speed (due to lower communication latencies), reduced system power consumption, and decreased the size and weight of the overall system. Producing higher functionality per silicon area with the ensuing reduction in the number of individual ICs typically achieved an improved cost/performance tradeoff at the system level. A landmark example of that era is the first Intel microprocessor, the 4004, commercialized at the end of 1971 [13]. Despite the limitation to 4-bit word processing and initially operating at a mere 108 kHz, the 4004 microprocessor was a complete processor core built on a monolithic die containing approximately 2300 transistors. A microphotograph of the 4004 microprocessor is shown in Fig. 1.5.

The impact of off-chip communications on overall system speed decreased as the integration density increased with advances in fabrication technology, lowering the



**Fig. 1.4** Evolution of design criteria in CMOS integrated circuits




**Fig. 1.5** Microphotograph of the 4004—the first microprocessor manufactured on a monolithic die

number of ICs comprising a system. System speed became increasingly dependent on the speed of the component ICs (and less dependent on the speed of the board-level communications). By the 1980s, circuit speed had become the design criterion of greatest significance. Concurrently, a new class of applications emerged, principally restricted by the amount of power consumed. These applications included digital wrist watches, handheld calculators, pacemakers, and satellite electronics. These applications established a new design concept—design for ultra-low power, i.e., power dissipation being the primary design criterion, as illustrated by the lowest path shown in Fig. 1.4.

As device scaling progressed and a greater number of components were integrated onto a single die, on-chip power dissipation began to produce significant economic and technical difficulties. While the market for high performance circuits could support the additional cost, the design process in the 1990s had focused on optimizing both speed and power, borrowing a number of design approaches previously developed for ultra-low power products. The proliferation of portable electronic devices further increased the demand for power efficient and ultra-low power ICs, as shown in Fig. 1.4.

A continuing increase in power dissipation exacerbated system price and reliability concerns, making power a primary design metric across an entire range of applications. The evolution of power consumed by several lines of commercial



**Fig. 1.6** Evolution of microprocessor power consumption. Several lines of microprocessors are shown in *different colors and shapes*

microprocessors is shown in Fig. 1.6. Furthermore, aggressive device scaling and increasing circuit complexity have caused severe noise (or signal integrity) issues in high complexity, high speed integrated circuits. Although digital circuits have traditionally been considered immune to noise due to the inherently high noise margins, circuit coupling through the parasitic impedances of the on-chip interconnect has significantly increased with technology scaling. Ignoring the effects of on-chip noise is no longer possible in the design of high speed digital ICs. These changes are reflected in the convergence of “speed” and “speed/power” design criteria to “speed/power/noise,” as depicted in Fig. 1.4.

As device scaling continued in the twenty first century, more than seven billions transistors have successfully been integrated onto a single die [14], keeping up with Moore’s law. As a result, the overall power dissipation increased accordingly,




exceeding the maximum capability of conventional cooling technologies. Any further increase in on-chip power dissipation would require either expensive and challenging technology solutions, such as liquid cooling, significantly increasing the overall cost of a system, or innovations in system architecture that exploit massive integration levels or local functional characteristics. Moreover, an explosive growth of portable and handheld devices, such as cell phones and personal device assistants (PDAs), resulted in a shift of design focus towards low power. As an architectural solution for low power in high performance ICs, multi-core systems emerged [15–18], trading off silicon area with on-chip power dissipation. Since the emphasis on ultra-low power design continues in the second decade of the twenty first century, major design effort is focused on reducing system-level power dissipation.

### 1.3 The Issue of Power Delivery and Management

The issue of power delivery is illustrated in Fig. 1.7, where a simple power delivery system is shown. The system consists of a power supply, a power load, and interconnect lines connecting the supply to the load. The power supply is assumed to behave as an ideal voltage source providing nominal power and ground voltages,  $V_{dd}$  and  $V_{gnd}$ . The power load is modeled as a variable current source  $I(t)$ . The interconnect lines connecting the supply and the load are not ideal; the power and ground lines have, respectively, a finite parasitic resistance  $R_p$  and  $R_g$ , and inductance  $L_p$  and  $L_g$ . Resistive voltage drops  $\Delta V_R = IR$  and inductive voltage drops  $\Delta V_L = L dI/dt$  develop across the parasitic interconnect impedances, as the load draws current  $I(t)$  from the power delivery system. The voltage levels across the load terminals, therefore, change from the nominal level provided by the supply, dropping to  $V_{dd} - IR_p - L_p dI/dt$  at the power terminal and rising to  $V_{gnd} + IR_g + L_g dI/dt$  at the ground terminal, as shown in Fig. 1.7.

This uncertainty in the supply voltages is referred to as power supply noise. Power supply noise adversely affects circuit operation through several mechanisms,




**Fig. 1.7** Power delivery system consisting of the power supply, power load, and non-ideal interconnect lines


as described in Sect. 1.4. Proper design of the load circuit ensures correct operation under the assumption that the supply levels are maintained within a certain range near the nominal voltage levels. This range is called the power noise margin. The primary objective in the design of the power delivery system is to supply sufficient current to each transistor on an integrated circuit while ensuring that the power noise does not exceed target noise margins.

The on-going miniaturization of integrated circuit feature size has placed significant requirements on the on-chip power and ground distribution networks. Circuit integration densities rise with each nanometer technology generation due to smaller devices and larger dies; the current density and total current increase accordingly. Simultaneously, the higher speed switching of smaller transistors produces faster current transients within the power distribution network. Both the average current and the transient current are rising exponentially with technology scaling. The evolution of the average current of high performance microprocessors is illustrated in Fig. 1.8.

With thermal design power (TDP) of over 130 W (e.g., the TDP of the Intel Sandy Bridge, Poulson, and Tukwila microprocessors is, respectively, 130, 170, and 185 W [19]) and power supply voltage as low as 0.8 V [20], the current in contemporary microprocessors is approaching 200 A and will further increase with technology scaling. Forecasted demands in the power current of high performance



**Fig. 1.8** Evolution of the average current in high performance microprocessors. Several lines of microprocessors are shown in *different colors and shapes*




**Fig. 1.9** Increasing power current requirements of high performance microprocessors with technology scaling, according to the ITRS roadmap [10]. The average current is the ratio of the circuit power to the supply voltage. The transient current is the product of the average current and the on-chip clock rate,  $2\pi f_{clk}$

microprocessors are illustrated in Fig. 1.9. The rate of increase in the transient current is expected to more than double the rate of increase in the average current, as indicated by the slope of the trend lines depicted in Fig. 1.9.


The faster rate of increase in the transient current as compared to the average current is due to increasing on-chip clock frequencies. The transient current in modern high performance microprocessors is approximately one teraampere per second ( $10^{12}$  A/s) and is expected to rise, exceeding seven teraamperes per second by 2022. A transient current of this high magnitude is due to switching hundreds of amperes within tens to hundreds of picoseconds. Fortunately, the rate of increase in the transient current has slowed with the introduction of lower speed multi-core microprocessors. In a multi-core microprocessor, similar performance is achieved at a lower frequency at the expense of increased circuit area.

Insuring adequate signal integrity of the power supply under these high current requirements has become a primary design issue in high performance, high complexity integrated circuits. The high average currents produce large ohmic  $IR$  voltage drops [21], and the fast transient currents cause large inductive  $L di/dt$  voltage drops [22] ( $\Delta I$  noise) within power distribution networks [23]. Power distribution networks are designed to minimize these voltage drops, maintaining the local supply voltage within specified noise margins. If the power supply voltage sags too low, the performance and functionality of the circuit is severely compromised. Alternatively, excessive overshoot of the supply voltage can affect circuit reliability. Further exacerbating these issues is the reduced noise margins of the power supply as the supply voltage is reduced with each new generation of nanometer process technology, as shown in Fig. 1.10.

To maintain the local supply voltage within specified design margins, the output impedance of a power delivery system should be low as seen at the power




**Fig. 1.10** Reduction in noise margins of CMOS circuits with technology scaling.  $NM_H$  and  $NM_L$  are the noise margins, respectively, in the high and low logic state



**Fig. 1.11** Projections of the target impedance of a power delivery system. The target impedance will continue to drop for future technology generations at an aggressive rate of 1.25 X per technology node [24]

terminals of the circuit elements. IC technologies are expected to scale for another decade [10]. As a result, the average and transient currents drawn from the power delivery network will continue to rise. Simultaneously scaling the power supply voltage, however, has become limited due to threshold variations. The target output impedance of a power delivery system in high speed, high complexity ICs such as microprocessors will therefore continue to drop, reaching an inconceivable level of  $150 \mu\Omega$  by the year 2022 [24], as depicted in Fig. 1.11.

With transistor switching times as short as a few picoseconds, on-chip signals typically contain harmonic frequencies as high as  $\sim 100$  GHz. For on-chip wires, the inductive reactance  $\omega L$  dominates the overall wire impedance beyond  $\sim 10$  GHz.



**Fig. 1.12** A grid structured power distribution network. The ground lines are *light gray*, the power lines are *dark gray*, and the signal lines are *white*

The on-chip inductance affects the integrity of the power supply through two phenomena. First, the magnitude of the  $\Delta I$  noise is directly proportional to the power network inductance as seen at the current sink. Second, the network resistance, inductance, and decoupling capacitance form an *RLC* tank circuit with multiple resonances. The peak impedance of this *RLC* circuit must be lowered to guarantee that target power supply noise margins are satisfied. Thus, information characterizing the inductance is needed to correctly design and analyze power delivery systems.

Power distribution networks in high performance digital ICs are commonly structured as a multilayer grid. In such a grid, straight power/ground (P/G) lines in each metalization layer span the entire die (or a large functional unit) and are orthogonal to the lines in the adjacent layers. The power and ground lines typically alternate in each layer. Vias connect a power (ground) line to another power (ground) line at the overlap sites. This power grid organization is illustrated in Fig. 1.12, where three layers of interconnect are depicted with the power lines shown in *dark gray* and the ground lines shown in *light gray*. The power/ground lines are surrounded by signal lines.

A significant fraction of the on-chip resources is committed to insure the integrity of the power supply voltage levels. The global on-chip power delivery system is typically determined at early stages of the design process, when little is known about the local current demands at specific locations on an IC. Additional metal resources for the global power delivery system are typically allocated at later stages of the design process to improve the local electrical characteristics of the power network. A complete redesign of the surrounding global signals can be prohibitively expensive and time consuming. For these reasons, power delivery systems tend to be conservatively designed [25], sometimes using more than a third of the on-chip metal resources [26, 27]. Overengineering the power delivery system is, therefore, costly in modern interconnect limited, high complexity digital integrated circuits.

Performance objectives in power delivery systems, such as low impedance (low inductance and resistance) to satisfy noise specifications under high current loads, small physical area, and low current densities (for improved reliability) are typically in conflict. Widening the lines to increase the conductance and improve the electromigration reliability also increases the grid area. Replacing wide metal lines with narrow interdigitated P/G lines increases the line resistance if the grid area is maintained constant or increases the physical area if the net cross section of the lines is maintained constant. It is therefore important to make a balanced choice under these conditions. A quantitative model of the inductance/area/resistance tradeoff in high performance power distribution networks is therefore needed to achieve an efficient power delivery system. Another important objective is to provide quantitative tradeoff guidelines and intuition in the design of high performance power delivery systems.

Decoupling capacitors are often used to reduce the impedance of a power distribution system and provide the required charge to the switching circuits, lowering the power supply noise [28]. At high frequencies, however, the on-chip decoupling capacitors can be effective due to the high parasitic impedance of the power network connecting a decoupling capacitor to the current load [29]. On-chip decoupling capacitors, however, reduce the self-resonant frequency of a power delivery system, resulting in high amplitude power supply voltage fluctuations at the resonant frequencies. A hierarchical system of on-chip decoupling capacitors should therefore be carefully designed to provide a low impedance, resonant-free power delivery system over the entire range of operating frequencies, while delivering sufficient charge to the switching circuits to maintain the local power supply voltages within target noise margins [30].

In earlier technology generations, high quality DC voltages and currents were delivered from off-chip voltage converters to on-chip load circuitry within carefully designed electrical power grids, producing a power system which was passive in nature. To maintain sufficient quality of power under increasing current densities and parasitic impedances, the power needs to be locally regulated with distributed on-chip voltage converters close to the load. This concept of distributed power delivery poses new power design challenges in modern ICs, requiring circuit level techniques to convert and regulate power at points-of-load (POL), methodological solutions for distributing on-chip power supplies, and automated design techniques to co-design distributed power supplies and decoupling capacitors.

While the quality of power can be addressed with a POL approach, the emerging trends of heterogeneity, on-chip integration, and dynamic control require fundamental changes in traditional power delivery approaches—power delivery systems should not be viewed as a passive power distribution network but rather as systems that need to be efficiently and proactively managed. The regulation of DC voltages close to the load, distributed on-chip current delivery, and local intelligence are all required to efficiently manage power resources in high performance ICs. To address these novel challenges, traditional power delivery and management systems need to be conceptually reorganized. Specialized power delivery circuits,

locally intelligent power routers, microcontrollers, and power managing policies have become basic building blocks for delivering and managing power in modern heterogeneous systems.

## 1.4 Deleterious Effects of Power Distribution Noise


Power noise adversely affects the operation of an integrated circuit through several mechanisms. These mechanisms are discussed in this section. Power supply noise produces uncertainty in the delay of the clock and data signals, as described in Sect. 1.4.1. Power supply noise also increases the uncertainty of the timing reference signals generated on-chip (clock jitter), lowering the clock frequency of the circuit, as discussed in Sect. 1.4.2. The reduction of noise margins is discussed in Sect. 1.4.3. Power supply variations diminish the maximum supply voltage, degrading the speed of operation, as described in Sect. 1.4.4.

### 1.4.1 *Signal Delay Uncertainty*

The propagation delay of on-chip signals depends on the power supply voltage during a signal transition. The source of the PMOS transistors in pull-up networks within logic gates is connected to the highest supply voltage directly or through other PMOS transistors. Similarly, the source of the NMOS transistors within a pull-down networks is connected to the lowest supply voltage (directly or through other NMOS transistors). The drain current of an MOS transistor increases with the voltage difference between the transistor gate and source. When the rail-to-rail power voltage is reduced due to power supply variations, the gate-to-source voltage of the NMOS and PMOS transistors is less, lowering the output current of the transistors. The signal delay increases accordingly as compared to the delay under a nominal power supply voltage. Conversely, a higher power voltage and a lower ground voltage shortens the propagation delay. The effect of the power noise on the propagation delay of the clock and data signals is, therefore, an increase in both delay uncertainty and the delay of the data paths [31, 32]. Consequently, power supply noise limits the maximum operating frequency of an integrated circuit [33–35].

### 1.4.2 *On-Chip Clock Jitter*

A phase-locked loop (PLL) is often used to generate the on-chip clock signal. An on-chip PLL generates an on-chip clock signal by multiplying the system clock signal. Certain changes in the electrical environment of a PLL, power supply voltage




**Fig. 1.13** Cycle-to-cycle jitter of a clock signal. The phase of the clock signal (*solid line*) randomly deviates from the phase of an ideal clock signal (*dashed line*)

variations in particular, affect the phase of the on-chip clock signal. A feedback loop within the PLL controls the phase of the PLL output and aligns the output signal phase with the phase of the system clock. Ideally, the edges of the on-chip clock signal are at precisely equidistant time intervals determined by the system clock signal. The closed loop response time of modern PLL is typically hundreds of nanoseconds (e.g., 300 ns in [36]). Disturbances of shorter duration than the PLL response time result in deviations of the on-chip clock phase from ideal timing objectives. These deviations are referred to as clock jitter [37, 38]. The clock jitter is classified into two types: cycle-to-cycle jitter and peak-to-peak jitter.

Cycle-to-cycle jitter refers to *random* deviations of the clock phase from the ideal timing, as illustrated in Fig. 1.13 [39]. Deviation from the ideal phase at one edge of a clock signal is independent of the deviations at other edges. That is, the cycle-to-cycle jitter characterizes the variation of the time interval between two adjacent clock edges. The average cycle-to-cycle jitter asymptotically approaches zero with an increasing number of samples. This type of jitter is therefore characterized by a mean square deviation. This type of phase variation is produced by disturbances of duration shorter or comparable to the clock period. Active device noise and high frequency power supply noise (i.e., of a frequency higher or comparable to the clock frequency) contribute to the cycle-to-cycle jitter. Due to the stochastic nature of phase variations, the cycle-to-cycle jitter directly contributes to the uncertainty of the time reference signals across an integrated circuit. Increased uncertainty of an on-chip timing reference results in a reduced operating frequency [39].

The second type of jitter, peak-to-peak jitter, refers to *systematic* variations of on-chip clock phase *as compared to the system clock*. Consider a situation where several consecutive edges of an on-chip clock signal have a positive cycle-to-cycle variation, i.e., several consecutive clock cycles are longer than the ideal clock period, as illustrated in Fig. 1.14 (due to, for example, prolonged power supply variations from the nominal voltage). The timing requirements of the on-chip circuits are not violated provided that the cycle-to-cycle jitter is sufficiently small. The phase difference between the system clock and the on-chip clock,





**Fig. 1.14** Peak-to-peak jitter of a clock signal. The period of the clock signal (the *solid line*) systematically deviates from the period of the reference clock (the *dashed line*), leading to accumulation of the phase difference

however, accumulates with time. Provided the disturbance persists, the phase difference between the system and the on-chip clocks can accumulate for tens or hundreds of clock cycles, until the PLL feedback adjustment becomes effective. This phase difference degrades the synchronization among different clock domains (i.e., between one portion of an integrated circuit and other system components controlled by different clock signals). Synchronizing the clock domains is critical for reliable communication across these domains. The maximum phase difference between two clock domains is characterized by the peak-to-peak jitter.

The feedback response time is highly sensitive to the power supply voltage [40]. For example, the PLL designed for the 400 MHz IBM S/390 microprocessor exhibits a response time of approximately 50 clock cycles when operating at a 2.5 V power supply and disturbed by a 100 mV drop in supply voltage. The recovery time from the same disturbance increases manyfold when the supply voltage is reduced to 2.3 V and below [40].

### 1.4.3 Noise Margin Degradation

In digital logic styles with single-ended signaling, the power and ground delivery system also serves as a voltage reference for the on-chip signals. If a transmitter communicates a low voltage state, the output of the transmitter is connected to the ground distribution network. Alternatively, the output is connected to the power distribution network to communicate the high voltage state. At the receiver end of the communication line, the output voltage of the transmitter is compared to the power or ground voltage *local to the receiver*. Spatial variations in the power supply voltage create a discrepancy between the power and ground voltage levels at the transmitter and receiver ends of the communication line. The power noise induced uncertainty in these reference voltages degrades the noise margins of the

on-chip signals. As the operating speed of integrated circuits has risen, crosstalk noise among on-chip signals has also increased. Providing sufficient noise margins of the on-chip signals is therefore a design issue of paramount importance.

#### ***1.4.4 Degradation of Gate Oxide Reliability***

The performance characteristics of an MOS transistor depend on the thickness of the gate oxide. The current drive of the transistor increases as the gate oxide thickness is reduced, improving the speed and power characteristics. Reduction of the gate oxide thickness in process scaling has therefore been instrumental in improving transistor performance. A thin oxide layer, however, poses the problems of electron tunneling and oxide layer reliability [41]. As the thickness of the gate silicon oxide has reached several molecular layers (tens of angstroms) in contemporary digital CMOS processes, the power supply voltage is limited by the maximum electric field across the gate oxide layer [35]. Variations in the power supply voltage can increase the voltage applied across the ultra-thin gate oxide layer above the nominal power supply, degrading the long term reliability of the semiconducting devices [42]. Overshoots of the power and ground voltages should be limited to avoid significant degradation in the transistor reliability characteristics.

### **1.5 Summary**

A historical background, general motivation, and relevant aspects related to integrated circuits in general and on-chip power networks in particular are presented in this introductory chapter. This chapter is summarized as follows.

- The development of integrated circuits has rapidly progressed after the first planar circuit—a “unitary circuit”
- Current microprocessors integrate many billions of transistors on a single monolithic substrate
- The clock frequency of modern microprocessors is in the range of several gigahertz
- The power consumption of mobile, notepad/desktop, and supercomputing microprocessor-based server farms, respectively, are in the range of a few watts, several hundreds of watts, and millions of watts.
- Different design criteria for integrated circuits have evolved over the past several decades with changing technology and application characteristics
- The issue of effective power delivery is fundamental to the successful operation of high complexity ICs. As current demand requirements have increased, voltage margins have been reduced, constraining the impedance of the power delivery system

- Voltage fluctuations within the power delivery system are causing a variety of problems, such as signal delay uncertainty, clock jitter, smaller noise margins, and reliability concerns due to degradation of the gate oxide
- Point-of-load power delivery is fundamental to maintain high quality of power as current densities and parasitic impedances have increased
- To support heterogeneous dynamically on-chip controlled systems, power resources should be intelligently managed in real-time

## Chapter 2

# Inductive Properties of Electric Circuits

Characterizing the inductive properties of the power and ground interconnect is essential in determining the impedance characteristics of a power distribution system. Several of the following chapters are dedicated to the inductive properties of on-chip power distribution networks. The objective of this chapter is to introduce the concepts used in these chapters to describe the inductive characteristics of complex interconnect structures.

The magnetic properties of circuits are typically described using circuits with inductive coils. The inductive characteristics of such circuits are dominated by the self- and mutual inductances of these coils. The inductance of a coil is well described by the classical definition of inductance based on the magnetic flux through a current loop. The situation is more complex in circuits with no coils where no part of the circuit is inductively dominant and the circuit elements are strongly inductively coupled. The magnetic properties in this case are determined by the physical structure of the entire circuit, resulting in complex inductive behavior. The loop inductance formulation is inconvenient to represent the inductive characteristics of these circuits. The objective of this chapter is to describe various ways to represent a circuit inductance, highlighting specific assumptions. Intuitive interpretations are offered to develop a deeper understanding of the limitations and interrelations of these approaches. The variation of inductance with frequency and the relationship between the absolute inductance and the inductive behavior are also discussed in this chapter.

These topics are discussed in the following order. Several formulations of the circuit inductive characteristics as well as advantages and limitations of these formulations are described in Sect. 2.1. Mechanisms underlying the variation of inductance with frequency are examined in Sect. 2.2. The relationship between the absolute inductance and the inductive behavior of circuits is discussed in Sect. 2.3. The inductive properties of on-chip interconnect structures are analyzed in Sect. 2.4. The chapter is summarized in Sect. 2.5.

## 2.1 Definitions of Inductance

There are several ways to represent the magnetic characteristics of a circuit. Understanding the advantages and limitations of these approaches presents the opportunity to choose the approach most suitable for a particular task. Several representations of the inductive properties of a circuit are presented in this section. The field energy formulation of inductive characteristics is described in Sect. 2.1.1. The loop flux definition of inductance is discussed in Sect. 2.1.2. The concept of a partial inductance is described in Sect. 2.1.3. The net inductance formulation is described in Sect. 2.1.4.

### 2.1.1 Field Energy Definition

Inductance represents the capability of a circuit to store energy in the form of a magnetic field. Specifically, the inductance relates the electrical current to the magnetic flux and magnetic field energy. The magnetic field is interrelated with the electric field and current, as determined by Maxwell's equations and constitutive relations,<sup>1</sup>

$$\nabla \mathbf{D} = \rho, \quad (2.1)$$

$$\nabla \mathbf{B} = 0, \quad (2.2)$$

$$\nabla \times \mathbf{H} = \mathbf{J} + \frac{\partial \mathbf{D}}{\partial t}, \quad (2.3)$$

$$\nabla \times \mathbf{E} = -\frac{\partial \mathbf{B}}{\partial t}, \quad (2.4)$$

$$\mathbf{D} = \epsilon \mathbf{E}, \quad (2.5)$$

$$\mathbf{B} = \mu \mathbf{H}, \quad (2.6)$$

$$\mathbf{J} = \sigma \mathbf{E}, \quad (2.7)$$

assuming a linear media. The domain of circuit analysis is typically confined to those operational conditions where the electromagnetic radiation phenomena are negligible. The direct effect of the displacement current  $\frac{\partial \mathbf{D}}{\partial t}$  on the magnetic field, as expressed by (2.3), can be neglected under these conditions (although the displacement current can be essential to determine the current density  $\mathbf{J}$ ). The magnetic field is therefore determined only by the circuit currents. The local current density determines the local behavior of the magnetic field, as expressed by Ampere's law in the differential form,

---

<sup>1</sup>Vector quantities are denoted with bold italics, such as  $\mathbf{H}$ .

$$\nabla \times \mathbf{H} = \mathbf{J}. \quad (2.8)$$

Equivalently, the elemental contribution to the magnetic field  $d\mathbf{H}$  is expressed in terms of an elemental current  $d\mathbf{J}$ , according to the Biot-Savart law,

$$d\mathbf{H} = \frac{d\mathbf{J} \times \mathbf{r}}{4\pi r^3}, \quad (2.9)$$

where  $\mathbf{r}$  is the distance vector from the point of interest to the current element  $d\mathbf{J}$  and  $r = |\mathbf{r}|$ .

It can be demonstrated that the magnetic energy in a linear media can be expressed as [43]

$$W_m = \frac{1}{2} \int \mathbf{J} \cdot \mathbf{A} \, dr, \quad (2.10)$$

where  $\mathbf{A}$  is the magnetic vector potential of the system, determined as

$$\mathbf{A}(\mathbf{r}) = \frac{\mu}{4\pi} \int \frac{\mathbf{J}(\mathbf{r}') \, dr'}{|\mathbf{r} - \mathbf{r}'|}. \quad (2.11)$$

Substituting (2.11) into (2.10) yields the expression of the magnetic energy in terms of the current distribution in a system,

$$W_m = \frac{\mu}{8\pi} \iint \frac{\mathbf{J}(\mathbf{r}) \cdot \mathbf{J}(\mathbf{r}')}{|\mathbf{r} - \mathbf{r}'|} \, dr \, dr'. \quad (2.12)$$

If the system is divided into several parts, each contained in a volume  $V_i$ , the magnetic energy expression (2.12) can be rewritten as

$$W_m = \frac{\mu}{8\pi} \sum_i \sum_j \int_{V_i} \int_{V_j} \frac{\mathbf{J}(\mathbf{r}) \cdot \mathbf{J}(\mathbf{r}')}{|\mathbf{r} - \mathbf{r}'|} \, dr \, dr'. \quad (2.13)$$

Assuming that the relative distribution of the current in each volume  $V_i$  is independent of the current magnitude, the current density distribution  $\mathbf{J}$  can be expressed in terms of the overall current magnitude  $I$  and current distribution function  $\mathbf{u}(\mathbf{r})$ , so that  $\mathbf{J}(\mathbf{r}) = I\mathbf{u}(\mathbf{r})$ . The magnetic field energy can be expressed in terms of the overall current magnitudes  $I_i$ ,

$$W_m = \frac{1}{2} \sum_i \sum_j L_{ij} I_i I_j, \quad (2.14)$$

where

$$L_{ij} \equiv \frac{\mu}{4\pi} \int_{V_i} \int_{V_j} \frac{\mathbf{u}(\mathbf{r}) \cdot \mathbf{u}(\mathbf{r}')}{|\mathbf{r} - \mathbf{r}'|} \, dr \, dr' \quad (2.15)$$

is a mutual inductance between the system parts  $i$  and  $j$ . In a matrix formulation, the magnetic energy of a system consisting of  $N$  parts can be expressed as a positively defined binary form<sup>2</sup>  $\mathbf{L}$  of a current vector  $\mathbf{I} = \{I_1, \dots, I_N\}$ ,

$$W_m = \frac{1}{2} \mathbf{I}^T \mathbf{L} \mathbf{I} = \frac{1}{2} \sum_{i=1}^N \sum_{j=1}^N L_{ij} I_i I_j. \quad (2.16)$$

Each diagonal element  $L_{ii}$  of the binary form  $\mathbf{L}$  is a self-inductance of the corresponding current  $I_i$  and each non-diagonal element  $L_{ij}$  is a mutual inductance between currents  $I_i$  and  $I_j$ . Note that according to the definition of (2.15), the inductance matrix is symmetric, i.e.,  $L_{ij} = L_{ji}$ .

While the field approach is general and has no limitations, determining the circuit inductance through this approach is a laborious process, requiring numerical field analysis except for the simplest structures. The goal of circuit analysis is to provide an efficient yet accurate description of the system in those cases where the detail and accuracy of a full field analysis are unnecessary. Resorting to a field analysis to determine specific circuit characteristics greatly diminishes the efficiency of the circuit analysis formulation.

### 2.1.2 Magnetic Flux Definition

The concept of inductance is commonly described as a constant  $L$  relating a magnetic flux  $\Phi$  through a circuit loop to a current  $I'$  in another loop,

$$\Phi = LI'. \quad (2.17)$$

In the special case where the two circuit loops are the same, the coefficient is referred to as a loop self-inductance; otherwise, the coefficient is referred to as a mutual loop inductance.

For example, consider two isolated complete current loops  $\ell$  and  $\ell'$ , as shown in Fig. 2.1. The mutual inductance  $M$  between these two loops is a coefficient relating a magnetic flux  $\Phi$  through a loop  $\ell$  due to a current  $I'$  in loop  $\ell'$ ,


$$\Phi = \iint_S \mathbf{B}' \cdot \mathbf{n} \, ds, \quad (2.18)$$

where  $S$  is a smooth surface bounded by the loop  $\ell$ ,  $\mathbf{B}'$  is the magnetic flux created by the current in the loop  $\ell'$ , and  $\mathbf{n}$  is a unit vector normal to the surface element  $ds$ . Substituting  $\mathbf{B}' = \nabla \times \mathbf{A}'$  and using Stokes's theorem, the loop flux is expressed as

---

<sup>2</sup>Matrix entities are denoted with bold roman symbols, such as  $\mathbf{L}$ .

**Fig. 2.1** Two complete current loops. The relative position of two differential loop elements  $d\mathbf{l}$  and  $d\mathbf{l}'$  is determined by the vector  $\mathbf{r} - \mathbf{r}'$



$$\Phi = \iint_S (\nabla \times \mathbf{A}') \cdot \mathbf{n} \, ds = \oint_{\ell} \mathbf{A}' \cdot d\mathbf{l}, \quad (2.19)$$

where  $\mathbf{A}'$  is the vector potential created by the current  $I'$  in the loop  $\ell'$ . The magnetic vector potential of the loop  $\ell'$   $\mathbf{A}'$  is

$$\mathbf{A}'(\mathbf{r}) = \frac{\mu}{4\pi} \int_V \frac{\mathbf{J}'(\mathbf{r}') \, d\mathbf{r}'}{|\mathbf{r} - \mathbf{r}'|} = I' \frac{\mu}{4\pi} \oint_{\ell'} \frac{d\mathbf{l}'}{|\mathbf{r} - \mathbf{r}'|}, \quad (2.20)$$

where  $|\mathbf{r} - \mathbf{r}'|$  is the distance between the loop element  $d\mathbf{l}'$  and the point of interest  $\mathbf{r}$ . Substituting (2.20) into (2.19) yields

$$\Phi = I' \frac{\mu}{4\pi} \oint_{\ell} \oint_{\ell'} \frac{d\mathbf{l} \cdot d\mathbf{l}'}{|\mathbf{r} - \mathbf{r}'|} = MI', \quad (2.21)$$

where

$$M \equiv \frac{\mu}{4\pi} \oint_{\ell} \oint_{\ell'} \frac{d\mathbf{l} \cdot d\mathbf{l}'}{|\mathbf{r} - \mathbf{r}'|} \quad (2.22)$$

is a mutual inductance between the loops  $\ell$  and  $\ell'$ . As follows from the derivation, the integration in (2.20), (2.21), and (2.22) is performed in the direction of the current flow. The mutual inductance (2.22) and associated magnetic flux (2.21) can therefore be either positive or negative, depending on the relative direction of the current flow in the two loops.



Note that the finite cross-sectional dimensions of the loop conductors are neglected in the transition between the general volume integration to a more constrained but simpler contour integration in (2.20). An entire loop current is therefore confined to an infinitely thin filament.

The thin filament approximation of a mutual inductance is acceptable where the cross-sectional dimensions of the conductors are much smaller than the distance  $|\mathbf{r} - \mathbf{r}'|$  between any two points on loop  $\ell$  and loop  $\ell'$ . This approximation becomes increasingly inaccurate as the two loops are placed closer together. More importantly, the thin filament approach cannot be used to determine a self-inductance by assuming  $\ell$  to be identical to  $\ell'$ , as the integral (2.22) diverges at the points where  $\mathbf{r} = \mathbf{r}'$ .

To account for the finite cross-sectional dimensions of the conductors, both (2.19) and (2.20) are amended to include an explicit integration over the conductor cross-sectional area  $a$ ,

$$\Phi = \frac{1}{I} \oint_{\ell} \int_a A' J dl da, \quad (2.23)$$

and

$$A' = \frac{\mu}{4\pi} \oint_{\ell'} \int_{a'} \frac{J' dl' da'}{|\mathbf{r} - \mathbf{r}'|}, \quad (2.24)$$

where  $a$  and  $a'$  are the cross sections of the elemental loop segments  $dl$  and  $dl'$ ,  $da$  and  $da'$  are the differential elements of the respective cross sections,  $|\mathbf{r} - \mathbf{r}'|$  is the distance between  $da$  and  $da'$ , and  $J$  is a current density distribution over the wire cross section  $a$ ,  $d\mathbf{J} = J dl da$ , and  $I = \int_a J da$ . These expressions are more general than (2.19) and (2.20); the only constraint on the current flow imposed by formulations (2.23) and (2.24) is that the current flow has the same direction across the cross-sectional areas  $a$  and  $a'$ . This condition is satisfied in relatively thin conductors without sharp turns. Formulas (2.23) and (2.24) can be significantly simplified assuming a uniform current distribution (i.e.,  $J = \text{const}$  and  $I = aJ$ ) and a constant cross-sectional area  $a$ ,

$$\Phi = \frac{1}{a} \oint_{\ell} \int_a A' dl da, \quad (2.25)$$

and

$$A' = \frac{\mu}{4\pi} \frac{I'}{a'} \oint_{\ell'} \int_{a'} \frac{dl' da'}{|\mathbf{r} - \mathbf{r}'|}. \quad (2.26)$$

The magnetic flux through loop  $\ell$  is transformed into

$$\Phi = \frac{\mu}{4\pi} \frac{I'}{a a'} \oint_{\ell} \oint_{\ell'} \int_a \int_{a'} \frac{da da' dl dl'}{|\mathbf{r} - \mathbf{r}'|} = MI'. \tag{2.27}$$

The mutual loop inductance is therefore defined as


$$M_{\ell\ell'} \equiv \frac{\mu}{4\pi} \frac{1}{a a'} \oint_{\ell} \oint_{\ell'} \int_a \int_{a'} \frac{da da' dl dl'}{|\mathbf{r} - \mathbf{r}'|}. \tag{2.28}$$

The loop self-inductance  $L_{\ell}$  is a special case of the mutual loop inductance where the loop  $\ell$  is the same as loop  $\ell'$ ,

$$L_{\ell} \equiv M_{\ell\ell} = \frac{\mu}{4\pi} \frac{1}{a^2} \oint_{\ell} \oint_{\ell} \int_a \int_a \frac{da da' dl dl'}{|\mathbf{r} - \mathbf{r}'|}. \tag{2.29}$$

While straightforward and intuitive, the definition of the loop inductance as expressed by (2.17) cannot be applied to most practical circuits. Only the simplest circuits consist of a single current loop. In practical circuits with branch points, the current is not constant along the circumference of the conductor loops, as shown in Fig. 2.2. This difficulty can be circumvented by employing Kirchhoff’s voltage law and including an inductive voltage drop within each loop equation. For example, two independent current loops carrying circular currents  $I_A$  and  $I_B$  can be identified in the circuit shown in Fig. 2.2. The inductive voltage drops  $V_A$  and  $V_B$  in loops  $A$  and  $B$  are

**Fig. 2.2** A circuit with branch points. The current in each loop is not uniform along the circumference of the loop



$$\begin{bmatrix} V_A \\ V_B \end{bmatrix} = \begin{bmatrix} L_{AA} & L_{AB} \\ L_{AB} & L_{BB} \end{bmatrix} \begin{bmatrix} I_A \\ I_B \end{bmatrix}. \quad (2.30)$$

The magnetic energy of the system is, analogous to (2.16),

$$W_m = \frac{1}{2} \mathbf{I}^T \mathbf{L} \mathbf{I} = \frac{1}{2} \begin{bmatrix} I_A & I_B \end{bmatrix} \begin{bmatrix} L_{AA} & L_{AB} \\ L_{AB} & L_{BB} \end{bmatrix} \begin{bmatrix} I_A \\ I_B \end{bmatrix}. \quad (2.31)$$

Note that in a circuit with branch points, two current loops can share common parts, as illustrated in Fig. 2.2. The inductance between these two loops is therefore a hybrid between the self- and mutual loop inductance, as defined by (2.28) and (2.29).

The flux formulation of the inductive characteristics, as expressed by (2.29) and (2.31), is a special case of the field formulation, as expressed by (2.15) and (2.16). The magnetic field expressions (2.16) and (2.31) are the same, while the definition of the loop inductance as expressed by (2.29) is obtained from (2.15) by assuming that the current flows in well formed loops; the thin filament definition of the mutual inductance (2.22) is the result of further simplification of (2.15). The magnetic energy and field flux derivations of the inductance are equivalent; both (2.15) and (2.29) can be obtained from either the energy formulation expressed by (2.31) or the flux formulation expressed by (2.22).

The loop inductance approach provides a more convenient description of the magnetic properties of the circuit with little loss of accuracy and generality, as compared to the field formulation as expressed by (2.16). Nevertheless, significant disadvantages remain. In the magnetic flux formulation of the circuit inductance, the basic inductive element is a closed loop. This aspect presents certain difficulties for a traditional circuit analysis approach. In circuit analysis, the impedance characteristics are described in terms of the circuit elements connecting two circuit nodes. Circuit analysis tools also use a circuit representation based on two-terminal elements. Few circuit elements are manufactured in a loop form. In a strict sense, a physical inductor is also a two terminal element. The current flowing through a coil does not form a complete loop, therefore, the definition of the loop inductance does not apply. The loop formulation does not provide a direct link between the impedance characteristics of the circuit and the impedance of the comprising two terminal circuit elements.

It is therefore of practical interest to examine how the inductive characteristics can be described by a network of two terminal elements with self- and mutual impedances, without resorting to a multiple loop representation. This topic is the subject of the next section.

### 2.1.3 Partial Inductance

The loop inductance, as defined by (2.28), can be deconstructed into more basic elements if the two loops are broken into segments, as shown in Fig. 2.3. The loop  $\ell$  is broken into  $N$  segments  $S_1, \dots, S_N$  and loop  $\ell'$  is broken into  $N'$  segments  $S'_1, \dots, S'_{N'}$ . The definition of the loop inductance (2.28) can be rewritten as

$$M_{\ell\ell'} = \sum_{i=1}^N \sum_{j=1}^{N'} \frac{\mu}{4\pi} \frac{1}{a_i a'_j} \oint_{S_i} \oint_{S'_j} \int \int \frac{da_i da'_j dl dl'}{|\mathbf{r} - \mathbf{r}'|} = \sum_{i=1}^N \sum_{j=1}^{N'} L_{ij}, \quad (2.32)$$

where


$$L_{ij} \equiv \frac{\mu}{4\pi} \frac{1}{a_i a'_j} \oint_{S_i} \oint_{S'_j} \int \int \frac{da_i da'_j dl dl'}{|\mathbf{r} - \mathbf{r}'|}. \quad (2.33)$$

The integration along segments  $S_i$  and  $S'_j$  in (2.32) and (2.33) is performed in the direction of the current flow.

Equation (2.33) defines the mutual partial inductance between two arbitrary segments  $S_i$  and  $S'_j$ . Similar to the loop inductance, the mutual partial inductance can be either positive or negative, depending on the direction of the current flow in the two segments. In the special case where  $S_i$  is identical to  $S'_j$ , (2.33) defines the partial self-inductance of  $S_i$ . The partial self-inductance is always positive.

The partial inductance formulation, as defined by (2.33), is more suitable for circuit analysis as the basic inductive element is a two terminal segment of interconnect. Any circuit can be decomposed into a set of interconnected two terminal elements. For example, the circuit shown in Fig. 2.2 can be decomposed

**Fig. 2.3** Two complete current loops broken into segments



into three linear segments instead of two loops as in the case of a loop analysis. The magnetic properties of the circuit are described by a partial inductance matrix  $\mathbf{L} = \{L_{ij}\}$ . Assigning to each element  $S_i$  a corresponding current  $I_i$ , the vector of magnetic electromotive forces  $\mathbf{V}$  across each segment is

$$\mathbf{V} = \mathbf{L} \frac{d\mathbf{I}}{dt}. \quad (2.34)$$

The magnetic energy of the circuit in terms of the partial inductance is determined, analogously to the loop inductance formulation (2.31), as

$$W_m = \frac{1}{2} \mathbf{I}^T \mathbf{L} \mathbf{I} = \frac{1}{2} \sum_{i=1}^N \sum_{j=1}^N L_{ij} I_i I_j. \quad (2.35)$$


The partial inductance has another practical advantage. If the self- and mutual partial inductance of a number of basic segment shapes is determined as a function of the segment dimensions and orientations, the partial inductance matrix of any circuit composed of these basic shapes can be readily constructed according to the segment connectivity, permitting the efficient analysis of the magnetic properties of the circuit. In this regard, the partial inductance approach is more flexible than the loop inductance approach, as loops exhibit a greater variety of shapes and are difficult to precharacterize in an efficient manner.

For the purposes of circuit characterization, it is convenient to separate the sign and the absolute magnitude of the inductance. During precharacterization, the absolute magnitude of the mutual partial inductance  $L_{ij}^{\text{abs}}$  between basic conductor shapes (such as straight segments) is determined. During the process of analyzing a specific circuit structure, the absolute magnitude is multiplied by a sign function  $s_{ij}$ , resulting in the partial inductance as defined by (2.33),  $L_{ij} = s_{ij} L_{ij}^{\text{abs}}$ . The sign function equals either 1 or  $-1$ , depending upon the sign of the scalar product of the segment currents:  $s_{ij} = \text{sign}(\mathbf{I}_i \cdot \mathbf{I}_j)$ .

The case of a straight wire is of particular practical importance. A conductor of any shape can be approximated by a number of short straight segments. The partial self-inductance of a straight round wire is [44]

$$L_{\text{line}} = \frac{\mu l}{2\pi} \left( \ln \frac{2l}{r} - \frac{3}{4} \right), \quad (2.36)$$

where  $l$  is the length of the wire and  $r$  is the radius of the wire cross section, as shown in Fig. 2.4. The precise analytic expressions for the partial inductance are generally not available for straight conductors with a radially asymmetric cross section. The partial inductance of a straight line with a square cross section can be evaluated with good accuracy using approximate analytic expressions augmented with tables of correction coefficients [44], or expressions suitable for efficient numerical evaluation [45].




**Fig. 2.4** A straight round wire

The partial self-inductance, as expressed by (2.33), depends only on the shape of the conductor segment. It is therefore possible to assign a certain partial self-inductance to an individual segment of the conductor. It should be stressed, however, that the partial self-inductance of the comprising conductors by itself provides no information on the inductive properties of the circuit. For example, a loop of wire can have a loop inductance that is much greater than the sum of the partial self-inductance of the comprising segments (where the wire is coiled) or much smaller than the sum of the comprising partial self-inductances (where the wire forms a narrow long loop). The inductive properties of a circuit are described by *all* partial inductances in the circuit, necessarily including all mutual partial inductances between all pairs of elements, as expressed in (2.32) for the specific case of a current loop.

Unlike the loop inductance, the partial inductance cannot be measured experimentally. The partial inductance is, essentially, a convenient mathematical construct used to describe the inductive properties of a circuit. This point is further corroborated by the fact that the partial inductance is not uniquely defined. An electromagnetic field is described by an infinite number of vector potentials. If a specific field is described by a vector potential  $\mathbf{A}$ , any vector potential  $\mathbf{A}'$  differing from  $\mathbf{A}$  by a gradient of an arbitrary scalar function  $\Psi$ , i.e.,  $\mathbf{A}' = \mathbf{A} + \nabla\Psi$ , also describes the field.<sup>3</sup> The magnetic field is determined through the curl operation of the vector potential and is not affected by the  $\nabla\Psi$  term,  $\nabla \times \mathbf{A} = \nabla \times \mathbf{A}'$  as  $\nabla \times \nabla\Psi = 0$ . The choice of a specific vector potential is inconsequential. The vector potential definition (2.11) is therefore not unique. The choice of a specific vector potential is also immaterial in determining the loop inductance as expressed by (2.28), as the integration of a gradient of any function over a closed contour yields a null value. The choice of the vector potential, however, affects the value of the partial inductance, where the integration is performed over a conductor segment. Equation (2.33) therefore defines only one of many possible partial inductance matrices. This ambiguity does not present a problem as long as all of the partial inductances in the circuit are consistently determined using the same vector potential. The contributions of the function gradient to the partial inductance cancel out, where the partial inductances are combined to describe the loop currents.

In the case of straight line segments, the partial inductance definition expressed by (2.33) has an intuitive interpretation. For a straight line segment, the partial

<sup>3</sup>This property of the electromagnetic field is referred to in electrodynamics as gauge invariance.



**Fig. 2.5** Self- and mutual partial inductance of a straight segment of wire. The partial self-inductance of a segment  $S$ , as described by Rosa [46], is determined using the magnetic flux created by current  $I$  in segment  $S$  through an infinite contour formed by wire segment  $S$  (the *bold arrow*) and two rays perpendicular to the segment (the *dashed lines*). Similarly, the partial mutual inductance with another wire segment  $S'$  is determined using the flux created by current  $I$  through the contour formed by the segment  $S'$  and straight lines originating from the ends of the segment  $S'$  and perpendicular to segment  $S$

self-inductance is a coefficient of proportionality between the segment current and the magnetic flux through the infinite loop formed by a line segment  $S$  and two rays perpendicular to the segment, as illustrated in Fig. 2.5.

This flux is henceforth referred to as a partial flux. This statement can be proved as follows. The flux through the aforementioned infinite loop is determined by integrating the vector potential  $A$  along the loop contour, according to (2.25). The magnetic vector potential  $A$  of a straight segment, as determined by (2.11), is parallel to the segment. The integration of the vector potential along the rays perpendicular to the segment is zero. The integration of the vector potential along the segment completing the loop at infinity is also zero as the vector potential decreases inversely proportionally with distance. Similarly, the mutual partial inductance between segments  $S$  and  $S'$  can be interpreted in terms of the magnetic flux through the infinite loop formed by segment  $S'$  and two rays perpendicular to the segment  $S$ , as illustrated in Fig. 2.5.

This interpretation of the partial inductance in terms of the partial flux is in fact the basis for the original introduction of the partial inductance by Rosa in 1908 in application to linear conductors [46]. Attempts to determine the inductance of a straight wire segment using the total magnetic flux were ultimately unsuccessful as the total flux of a segment is infinite. Rosa made an intuitive argument that only the partial magnetic flux, as illustrated in Fig. 2.5, should be associated with the

self-inductance of the segment. The concept of partial inductance proved useful and was utilized in the inductance calculation formulæ and tables developed by Rosa and Cohen [47], Rosa and Grover [48], and Grover [44]. A rigorous theoretical treatment of the subject was first developed by Ruehli in [45], where a general definition of the partial inductance of an arbitrarily shaped conductor (2.33) is derived. Ruehli also coined the term “partial inductance.”

Connections between the loop and partial inductance can also be established in terms of the magnetic flux. The magnetic flux through a specific loop is a sum of all of the partial fluxes of the comprising segments. The contribution of a magnetic field created by a specific loop segment to the loop flux is also the sum of all of the partial inductances of this segment with respect to all segments of the loop. This relationship is illustrated in Fig. 2.6.

### 2.1.4 Net Inductance

The inductance of a circuit without branch points (i.e., where the current flowing in all conductor segments is the same) can also be expressed in a form with no explicit mutual inductances. Consider a current loop consisting of  $N$  segments. As discussed in the previous section, the loop inductance  $L_{\text{loop}}$  can be described in terms of the partial inductances  $L_{ij}$  of the segments,

$$L_{\text{loop}} = \sum_{i=1}^N \sum_{j=1}^N L_{ij}. \quad (2.37)$$

This sum can be rearranged as

$$L_{\text{loop}} = \sum_{i=1}^N L_i^{\text{eff}}, \quad (2.38)$$


where

$$L_i^{\text{eff}} \equiv \sum_{ij=1}^N L_{ij}. \quad (2.39)$$

The inductance  $L_i^{\text{eff}}$ , as defined by (2.39), is often referred to as the *net* inductance [49–51]. The net inductance also has an intuitive interpretation in terms of the magnetic flux. As illustrated in Fig. 2.6, a net inductance (i.e., the partial self-inductance plus the partial mutual inductances with all other segments) of the segment determines the contribution of the segment current to the overall magnetic flux through the circuit.




**Fig. 2.6** The contribution of a current in a specific loop segment (shown with a *bold arrow*) to the total flux of the current loop is composed of the partial flux of this segment with all other segments of the loop; (a) a piecewise linear loop, (b) partial flux of the segment with all other segments carrying current in the same direction (i.e., the scalar product of the two segment vectors is positive)—this flux is positive, (c) the partial flux of the segment with all other segments carrying current in the opposite direction (i.e., the scalar product of the two segment vectors is negative)—this flux is negative, (d) the sum of the positive and negative fluxes, shown in (b) and (c) (i.e., the geometric difference between the contours (b) and (c)), is the overall contribution of the segment to the magnetic flux of the loop—this contribution is expressed as the net inductance of the segment



The net inductance describes the behavior of coupled circuits without using explicit mutual inductance terms, simplifying the circuit analysis process. For example, consider a current loop consisting of a signal current path with inductance  $L_{\text{sig}}$  and return current path with inductance  $L_{\text{ret}}$ , as shown in Fig. 2.7. The mutual inductance between the two paths is  $M$ . The net inductance of the two paths is  $L_{\text{sig}}^{\text{eff}} = L_{\text{sig}} - M$  and  $L_{\text{ret}}^{\text{eff}} = L_{\text{ret}} - M$ . The loop inductance in terms of the net inductance is  $L_{\text{loop}} = L_{\text{sig}}^{\text{eff}} + L_{\text{ret}}^{\text{eff}}$ . The inductive voltage drop along the return current path is  $V_{\text{ret}} = L_{\text{ret}}^{\text{eff}} \frac{dI}{dt}$ .

The net inductance has another desirable property. Unlike the partial inductance, the net inductance is independent of the choice of the magnetic vector potential,



**Fig. 2.7** The signal and return current paths. (a) The physical structure of the current loop. (b) The equivalent partial inductance model. (c) The equivalent net inductance model

because, similar to the loop inductance, the integration of the vector potential is performed along a complete loop, as implicitly expressed by (2.39). The net inductance is therefore uniquely determined.

Note that the net inductance of a conductor depends on the structure of the overall circuit as indicated by the mutual partial inductance terms in (2.39). Modifying the shape of a single segment in a circuit changes the net inductance of *all* of the segments. The net inductance is, in effect, a specialized form of the partial inductance and should only be used in the specific circuit where the net inductance terms are determined according to (2.39).

## 2.2 Variation of Inductance with Frequency

A circuit inductance, either loop or partial, depends upon the current distribution across the cross section of the conductors, as expressed by (2.23) and (2.24). The current density is assumed constant across the conductor cross sections in the inductance formulas described in Sect. 2.1, as is commonly assumed in practice. This assumption is valid where the magnetic field does not appreciably change the path of the current flow. The conditions where this assumption is accurate

are discussed in Sect. 2.2.1. Where the effect of the magnetic field on the current path is significant, the current density becomes non-uniform and the magnetic properties of the circuit vary significantly with frequency. The mechanisms causing the inductance to vary with frequency are described in Sect. 2.2.2. A circuit analysis of the variation of inductance with frequency is performed in Sect. 2.2.3 based on a simple circuit model. The section concludes with a discussion of the relative significance of the different inductance variation mechanisms.

### 2.2.1 Uniform Current Density Approximation

The effect of the magnetic field on the current distribution can be neglected in two general cases. First, the current density is uniform where the magnetic impedance  $L dl/dt$  is much smaller than the resistive impedance  $R$  of the interconnect structure. Under this condition, however, the magnetic properties of the circuit do not significantly affect the circuit behavior and are typically of little practical interest. The second case is of greater practical importance, where the magnetic impedance to the current flow, although greater than  $R$ , is uniform across the cross section of a conductor. This condition is generally satisfied where the separation between conductors is significantly greater than the cross-sectional dimensions. It can be shown by inspecting (2.11) that at a distance  $d$  much greater than the conductor cross-sectional dimension  $a$ , a non-uniform current distribution within the conductor contributes only a second order correction to the magnetic vector potential  $\mathbf{A}$ . The significance of this correction as compared to the primary term decreases with distance as  $a/d$ .

Where the separation of two conductors is comparable to the cross-sectional dimensions, the magnetic field significantly affects the current distribution within the conductors. The current density distribution across the cross section becomes non-uniform and varies with the signal frequency. In this case, the magnetic properties of an interconnect structure cannot be accurately represented by a constant value. Alternatively stated, the inductance varies with the signal frequency.

The frequency variation of the current density distribution and, consequently, of the conductor inductance can be explained from a circuit analysis point of view if the impedance characteristics of different paths *within the same conductor* are considered, as described in Sect. 2.2.2. The resistive properties of alternative parallel paths within the same conductors are identical, provided the conductivity of the conductor material is uniform. The magnetic properties of the paths however can be significantly different. At low frequencies, the impedance of the current paths is dominated by the resistance. The current density is uniform across the cross section, minimizing the overall impedance of the conductor. At sufficiently high frequencies, the impedance of the current paths is dominated by the inductive reactance. As the resistive impedance becomes less significant (as compared to the inductive impedance) at higher frequencies, the distribution of the current density