Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs

Describes efficient procedures for hierarchical top-down design of pipeline converters Presents new methodologies to reduce bottom-up iterations, through inherent embedding of transistor-level parameters, such as parasitic capacitances, transconductances, and saturation currents Provides mathematical details of behavioral models, includes descriptions of the synthesis methods and associated tools and illustrates models through case studies supported by silicon prototypes Includes supplementary material: sn.pub/extras

Verwandte Artikel

Device-Level Modeling and Synthesis of High-Performance Pipeline Adcs Ruiz-Amaya, Jesús, Delgado-Restituto, Manuel, Rodríguez-Vázquez, Ángel

114,50 €*

Weitere Produkte vom selben Autor

Low-Power Smart Imagers for Vision-Enabled Sensor Networks Fernández-Berni, Jorge, Rodríguez-Vázquez, Ángel, Carmona-Galán, Ricardo

119,99 €*
Low-Power Smart Imagers for Vision-Enabled Sensor Networks Fernández-Berni, Jorge, Rodríguez-Vázquez, Ángel, Carmona-Galán, Ricardo

106,99 €*
Top-Down Design of High-Performance Sigma-Delta Modulators Medeiro, Fernando, Rodríguez-Vázquez, Angel, Pérez Verdú, Belén

160,49 €*
Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits Castro López, Rafael, Rodríguez-Vázquez, Ángel, Guerra-Vinuesa, Óscar, Fernández, Francisco V.

160,49 €*