Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Provides a comprehensive guide to the challenges and solutions for the testing of TSV-based 3D stacked ICsIncludes in-depth explanation of key test and design-for-test technologies, emerging standards, and test- architecture and test-schedule optimizationsEncompasses all aspects of test as related to 3D ICs, including pre-bond and post-bond test as well as the test optimization and scheduling necessary to ensure that 3D testing remains cost-effective

Verwandte Artikel

Download
PDF

Weitere Produkte vom selben Autor

Micro-Electrode-Dot-Array Digital Microfluidic Biochips Li, Zipeng, Lee, Chen-Yi, Ho, Tsung-Yi, Chakrabarty, Krishnendu

106,99 €*
Secure and Trustworthy Cyberphysical Microfluidic Biochips Tang, Jack, Karri, Ramesh, Chakrabarty, Krishnendu, Ibrahim, Mohamed

106,99 €*
Security of Biochip Cyberphysical Systems Mohammed, Shayan, Bhattacharjee, Sukanta, Karri, Ramesh, Chakrabarty, Krishnendu, Song, Yong-Ak

85,59 €*
Test and Diagnosis for Small-Delay Defects Tehranipoor, Mohammad, Chakrabarty, Krishnendu, Peng, Ke

119,99 €*